

MM5387AA, MM53108 digital alarm clocks

general description

The MM5387AA, MM53108 digital alarm clocks are monolithic MOS integrated circuits utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. They provide all the logic required to build several types of clocks and timers with up to four display modes (time, seconds, alarm and sleep) to maximize circuit utility, but are specifically intended for clock-radio applications. Both devices will directly-drive 7-segment LED displays in either a 12 hour format (3½ digits) with lead-zero blanking,

AM/PM indication and flashing colon, or 24 hour format (4 digits) through hard-wire pin selection; the timekeeping function operates from either a 50 cr 60 Hz input, also through pin selection. Outputs consist of display drivers, sleep (e.g., timed radio turn-off), and alarm enable. A power-fail indication mode is provided to inform the user of incorrect time display by flashing all "ON" digits at a 1 Hz rate, and is cancelled by

range of 24-26V which does not require regulation. The MM53108 is electrically identical to the MM5387AA, but with mirror-image pin-out to facilitate

PC board layout when designing a "module" where the

simply resetting time. The device operates over a supply

LED display and MOS chip are mounted on the same side; the MM5387AA is more suited for "L" shaped module designs (vertical LED display, horizontal component board). Both devices are supplied in a 40-lead

features

- 50 or 60 Hz operation Single power supply
- 12 or 24 hour display format
- AM/PM outputs
- Leading-zero blanking 24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power failure indication
- Elimination of illegal time display at turn "ON"
- Direct interface to LED displays
- 9-minute snooze alarm
- Presettable 59-minute sleep timer
- Available in standard (MM5387AA) or mirror image (MM53108) pin-out

applications

- Alarm clocks
- Desk clocks
- Clock radios
- Automobile clocks
- Stopwatches Industrial clocks
- Portable clocks

12 hour format

- Photography timers
- Industrial timers
- Appliance timers
- Sequential controllers

block diagram

dual-in-line package.




FIGURE 1

μΑ

μΑ

absolute maximum ratings

Voltage at Any Pin Except Segment Outputs VSS + 0.3 to VSS - 30V

Voltage at Segment Outputs VSS + 0.3 to VSS - 15V Operating Temperature -25°C to +70°C

Operating Temperature -25°C to +70°C
Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics

Alarm and Sleep Outputs Logical High, Source

Logical Low, Sink

 T_A within operating range, V_{SS} = 24V-26V, V_{DD} = 0V, unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | , MAX | UNITS |
|--|--|--------------------|-----------------|--------------------|----------|
| Power Supply Voltage | Output Driving Display | 24 | | 26 | V |
| | Functional Clock | 8 | | 26 | V |
| Power Supply Current | No Output Loads | | | | |
| en e | V _{SS} = 8V | * * | | 4 | mA |
| | V _{SS} = 26V | | £ " | 5 | . mA |
| 50/60 Hz Input | | 1 | Whi. | | |
| Frequency Voltage | V _{SS} = 8V to 26V | dc | 50 or 60 | 10k | Hz |
| Logical High Level | | VSS-1 | VSS | VSS | v |
| Logical Low Level | in the state of th | V _{DD} | V _{DD} | V _{DD} +2 | V |
| Input Leakage | | | | 100 | μΑ |
| All Other Input Voltages | and the second | | 4 (2.7) | , est la stra | : 4 |
| Logical High Level | | V _{SS} -i | VSS | Vss | v |
| Logical Low Level | Internal Depletion Load to VDD | V _{DD} | V _{DD} | VSS 6 | V |
| Power Failure Detect Voltage | (VSS Voltage), (Note 2) | 1 | 7 v 2. | 7.5 | V |
| Count Operating Voltage | g Mar | . 8 | | 26 | v |
| Hold Count Voltage | | (Noté 2) | | 26 | ~ v` |
| Output Current Levels | Vss = 24V to 26V. | | | | • |
| · | Output Common = Vss | • : | <i>a</i> . | , t | |
| 10's of Hours (b & c), 10's of Minutes | | | | - | - |
| (a & d) | | | | . f \ | 1.6 |
| Logical High Level, Source | VOH = VSS - 4V | 16 | | .1 | mA |
| Logical Low Level, Leakage | VOL = VSS - 14V | | , | 10 | μΑ |
| 1 Hz Display | * 1 % + 1 | 1 . | | | |
| Logical High Level, Source | VOH = VSS - 4 | 24 | | | mA |
| Logical Low Level, Leakage | V _{OL} = V _{SS} - 14 | - , | | 10 | μΑ |
| All Other Displays | e de la companya del companya de la companya del companya de la co | | | 12 4 1 | |
| Logical High Level, Source | VOH = VSS - 4V | 8 | | (Note 1) | mA |
| Logical Low Level, Leakage | V _{OL} = V _{SS} - 14V | , , | | 10 | μΑ |
| | · . | | | | 111 |

Note 1: Segment output current must be limited to 11 mA maximum by user; power dissipation must be limited to 900 mW at 70°C and 1.2W at 25°C.

500

1

VOH = VSS - 2

Vol = Vss - 2

Note 2: The power-fail detect voltage is 0.5V or more above the hold count voltage. The power-fail latch trips into power-fail mode at least 0.5V above the voltage at which data stored in the time latch is lost.

functional description

A block diagram of the MM5387AA, MM53108 digital clock radio circuit is shown in *Figure 1*. The various display setting modes are listed in Table I, and Table II shows the setting control functions. The following description is based on *Figure 1* and refers to both devices as they are electrically identical.

50 or 60 Hz Input: A shaping circuit (Figure 3) is provided to square the 50 or 60 Hz input.' This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 6V of hysteresis. A simple RC filter such as shown in Figure 7, should be used to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz time base. This counter is programmed to divide by 60 simply by leaving 50/60 Hz select unconnected; pull-down to VDD is provided by an internal depletion load. Operation at 50 Hz is programmed by connecting 50/60 Hz select to VSS.

Display Mode Select Inputs: In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal depletion pull-down devices allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table 1. Afternate display modes are selected by applying VSS to the appropriate pin. As shown in Figure 1 the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the

gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.

Time Setting Inputs: Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal depletion pull-down devices are provided; application of Vss to these pins affects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set to 12:00:00 AM, by selecting seconds display and actuating both slow and fast set inputs.


Output Common Source Connection: All display output drivers are open-drain devices with all sources common (Figure 4a). The common source pin should be connected to VSS.

12 or 24 Hour Select Input: By leaving this pin unconnected, the outputs for the most-significant display digit (10's of hours) are programmed to provide a 12-hour display format. An internal depletion pull-down device is again provided. Connecting this pin to VSS programs the 24-hour display format. Segment connections for 10's of Hours in 24-hour mode are shown in Figure 6.

Power Fail Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, all "ON" segments will flash at 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal.

Dual-In-Line Package

connection diagrams



Order Number MM5387AAN See Package 24

PM GUTPUT AM OUTPUT COLON (1 Hz) 10 HRS - 6 & c ARS - f 12/24 HR SELECT 4 HRS - a HD9_1 SO/GO Hz SELECT 35 HRS - h 50/60 Hz INPUT NRS - d CAST SET IMPRIT 33 HRS - c. SLOW SET IMPUT 32 HRS -- e SECOND DISPLAY INPUT 31 ALARM DISPLAY INPUT 10 MINS - 1 .10 MINS - g SLEEP DISPLAY INPUT 10 MINS - a 8 VDE 13 23 16 MINS -- b 27 16 MINS - -SLEEP DUTPUT 15 10 MINS - c ALARM "OFF" INPUT ALARM OUTPUT 17 SNOOZE IMPUT 18 23 OUTPUT COMMON SOURCE MINS - t 19 22 21 MINS -TOP VIEW

> Order Number MM53108N See Package 24

FIGURE 2(b). MM53108 (Mirror Image Pin-Out)

functional description (Continued)

Alarm Operation and Output: The alarm comparator (Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver (Figure 4b) which is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input or reset by the alarm "OFF" input.

Snooze Alarm Input: Momentarily connecting snooze to VSS inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled-down to VDD by an internal depletion device. The snooze alarm feature may be repeatedly used during the 59 minutes in which the alarm latch remains set.

Alarm "OFF" Input: Momentarily connecting alarm "OFF" to VSS resets the alarm latch and thereby

silences the alarm. This input is also returned to VDD by an internal depletion device. The momentary alarm "OFF" input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm "OFF" input should remain at VSS.

Sleep Timer and Output: The sleep output can be used to turn "OFF" a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode, (Table II) and setting the desired time interval (Table II). This automatically results in a current-source output which can be used to turn "ON" a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning "OFF" the radio. This turn "OFF" may also be manually controlled (at any time in the countdown) by a momentary VSS connection to the Snooze input. The output circuitry is the same as the other outputs (Figure 4b).




FIGURE 3, 50/60 Hz Input Shaping Circuit




FIGURE 4(a). Segment Outputs




FIGURE 4(b). Alarm and Sleep Outputs

TABLE II. MM5387AA, MM53108 Setting Control Functions

| SELECTED CONTROL DISPLAY MODE INPUT | | CONTROL FUNCTION | | |
|-------------------------------------|--------------------------------------|---|--|--|
| *Time | Slow Fast | Minutes Advance at 2 Hz Rate | | |
| | Past Both | Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate | | |
| Alarm | Slow Fast Both Both | Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (Midnight) (12-Hour Format) Alarm Resets to 00:00 (24-Hour Format) | | |
| Seconds | Slow Fast | Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes | | |
| Sleep | Both Both Slow Fast Both | Time Resets to 12:00:00 AM (Midnight) (12-Hour Format) Time Resets to 00:00:00 (24-Hour Format) Subtracts Count at 2 Hz Subtracts Count at 60 Hz Subtracts Count at 60 Hz | | |

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).





FIGURE 5. Typical Output Current Characteristics of MM5387AA, MM53108



Switch A must be ganged with Sleep display as shown.

FIGURE 6. 24-Hour Operation: 10's of Hours Digit Connections

^{*} If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

typical applications

Figure 7 is a schematic diagram of a general purpose alarm clock circuit (12-hour mode) using the MM5387AA or MM53108 and a 3 1/2-digit LED display.

