


## Linear Integrated Systems

FEATURES				
DIRECT REPLACEMENT FOR INTERSIL ID100 & ID101				
REVERSE LEAKAGE CURRENT	$I_{R} = 0.1pA$			
REVERSE BREAKDOWN VOLTAGE	BV <sub>R</sub> ≥ 30V			
REVERSE CAPACITANCE	$C_{rss} = 0.75pF$			
ABSOLUTE MAXIMUM RATINGS <sup>1</sup>				
@ 25 °C (unless otherwise stated)				
Maximum Temperatures				
Storage Temperature	-65 to +200 °C			
Operating Junction Temperature	-55 to +150 °C			
Maximum Power Dissipation				
Continuous Power Dissipation	300mW			
Maximum Currents				
Forward Current	20mA			
Reverse Current	100µA			
Maximum Voltages				
Reverse Voltage	30V			
Diode to Diode Voltage	±50V			

# <u>ID100 ID101</u>

### **MONOLITHIC DUAL PICO AMPERE DIODES**



#### ELECTRICAL CHARACTERISTICS @ 25 °C (unless otherwise stated)

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS	
BV <sub>R</sub>	Reverse Breakdown Voltage	30			V	I <sub>R</sub> = 1μA	
V <sub>F</sub>	Forward Voltage	0.8		1.1		I <sub>F</sub> = 10mA	
I <sub>R</sub>	Reverse Leakage Current		0.1		рA	V <sub>R</sub> = 1V	
			2.0	10		V <sub>R</sub> = 10V	
I <sub>R1</sub> -I <sub>R2</sub>	Differential Leakage Current			3		VR = 10V	
C <sub>rss</sub>	Total Reverse Capacitance <sup>2</sup>		0.75	1	pF	V <sub>R</sub> = 10V, <i>f</i> = 1MHz	

#### Figure 1. Operational Amplifier Protection

Input Differential Voltage limited to 0.8V (typ) by Diodes ID100 D<sub>1</sub> and D<sub>2</sub>. Common Mode Input voltage limited by Diodes ID100 D<sub>3</sub> and D<sub>4</sub> to ±15V.

#### Figure 2. Sample and Hold Circuit

Typical Sample and Hold circuit with clipping. ID100 diodes reduce offset voltages fed capacitively from the ID100 switch gate.

FIGURE 1






FIGURE 2





- 1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
- 2. Design reference only, not 100% tested.
- Pins 3 & 5 on ID100 and ID101 must not be connected, in any fashion or manner, to any circuit or node.

Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.