


System Block Diagram




P4M Power states						
	SUS_ON	PWR_ON	+*_AUX	+V*	++SUS	Clocks
FULL ON	HIGH	HIGH	ON	ON	ON	ON
S1(POS)	HIGH	HIGH	ON	ON	ON	LOW
S3(STR)	LOW	HIGH	ON	ON	OFF	LOW
S4(STD)	LOW	LOW	ON	OFF	OFF	OFF
S5(SoftOff)	LOW	LOW	ON	OFF	OFF	OFF

Power Plane










VCC1.5
VCC1.25
VCC2.5
VCC2.5SUS
VCC3
VCC3_SUS
VCC3_AUX
VCC5
VCC5_SUS
VCC5_AUX
VCC12

SMBus Diagram







UNIWILL COMPUTER CORP.			
Title	755CA0		
Size	Document Number	Rev	
2181	System Block Diagram	B0	
Date:	Thursday, June 05, 2003	Sheet	2 of 36

7 AIN#[2:14]
7 AOUT#[2:14]
7 SDATA#[0:63]
7 DOCLK#[0:3]
7 AIN#[2:14]




UNIWILL COMPUTER CORP.			
Title			
755CA0			
Size	Document Number	Rev	
	2181 CPU AMD Athlon 1/2	B0	
Date:	Thursday, June 05, 2003	Sheet	4 of 36








	VID4	VID3	VID2	VID1	VID0
1.75V	0	0	1	0	1
1.70V	0	0	1	1	0
1.65V	0	0	1	1	1
1.60V	0	1	0	0	0
1.55V	0	1	0	0	1
1.50V	0	1	0	1	0
1.45V	0	1	0	1	1
1.40V	0	1	1	0	0
1.35V	0	1	1	0	1





Model	133	Voltage	100	Voltage	
2000+	12.5	1667MHZ	1.65V	1250	1.4V
2200+	13.5	1800MHZ	1.65V	1350	1.4V
2400+	15	2000MHZ	1.65V	1500	1.4V
2600+	16	2133MHZ	1.65V	1600	1.4V












4 AIN#2:14
4 AOUT#2:14
4 SDATA#0:63
4 DOCLK#0:3
4 AIN#2:14

KT400A










Place on bottom side , modify in 4/3



KT400A

VT8377



Unwill International Corp.			
Title			
755CA0			
Size	Document Number	Rev	
Custom	NB VIA VT8377 4/4	B0	
Date:	Thursday, June 05, 2003	Sheet	10 of 36





Pull High/Down Requirement for VT8377 Series

Unwill International Corp.			
Title		755CA0	
Size	Document Number	VGA CONN	Rev
	2181		B0
Date:	Thursday, June 05, 2003	Sheet	11 of 36

LVDS I/F



Back Light I/F & MIC







LCD TYPE	18Bit XGA	18Bit SXGA	18Bit SXGA+	Reserve	24Bit XGA	24Bit SXGA	24Bit SXGA+	Reserve
LCDSEL2	1	1	1		0	0	0	
LCDSEL1	1	1	0		1	1	0	
LCDSEL0	1	0	0		1	0	0	

MA[0:14] 8,14
RDQM[0:7] 8,14
RMD[0:63] 8,14
RCS#0:3 8,14
RDQS[0:7] 8,14

DDR_DCLK0 TP1
DDR_DCLK0# TP2
DDR_DCLK1 TP3
DDR_DCLK1# TP4
DDR_DCLK2 TP5
DDR_DCLK2# TP6


DDR_DCLK3 TP7
DDR_DCLK3# TP8
DDR_DCLK4 TP9
DDR_DCLK4# TP10
DDR_DCLK5 TP11
DDR_DCLK5# TP12




8,14 SRASA# SRASA#
8,14 SCASA# SCASA#
8,14 SWEA# SWEA#
MVREF VREF
VCC2_5_SUS VddSPD
R197 R197






RMD63 2 DQ0
RMD62 4 DQ1
RMD61 6 DQ2
RMD60 8 DQ3
RMD59 94 DQ4
RMD58 95 DQ5
RMD57 98 DQ6
RMD56 99 DQ7
RMD55 12 DQ8
RMD54 13 DQ9
RMD53 19 DQ10
RMD52 20 DQ11
RMD51 105 DQ12
RMD50 106 DQ13
RMD49 109 DQ14
RMD48 110 DQ15
RMD47 23 DQ16
RMD46 24 DQ17
RMD45 28 DQ18
RMD44 31 DQ19
RMD43 114 DQ20
RMD42 117 DQ21
RMD41 121 DQ22
RMD40 123 DQ23
RMD39 32 DQ24
RMD38 35 DQ25
RMD37 39 DQ26
RMD36 40 DQ27
RMD35 126 DQ28
RMD34 127 DQ29
RMD33 131 DQ30
RMD32 133 DQ31
RMD31 53 DQ32
RMD30 55 DQ33
RMD29 57 DQ34
RMD28 60 DQ35
RMD27 146 DQ36
RMD26 147 DQ37
RMD25 150 DQ38
RMD24 151 DQ39
RMD23 61 DQ40
RMD22 64 DQ41
RMD21 68 DQ42
RMD20 69 DQ43
RMD19 153 DQ44
RMD18 155 DQ45
RMD17 161 DQ46
RMD16 162 DQ47
RMD15 72 DQ48
RMD14 73 DQ49
RMD13 79 DQ50
RMD12 80 DQ51
RMD11 165 DQ52
RMD10 166 DQ53
RMD9 170 DQ54
RMD8 171 DQ55
RMD7 83 DQ56
RMD6 84 DQ57
RMD5 87 DQ58
RMD4 88 DQ59
RMD3 174 DQ60
RMD2 175 DQ61
RMD1 178 DQ62
RMD0 179 DQ63


44 CB0
45 CB1
49 CB2
51 CB3
134 CB4
135 CB5
142 CB6
144 CB7





157 RCS#0
158 RCS#1
191 RCS#2
192 RCS#3
21 CKE0
111 CKE1
188 CKE2
187 CKE3
5 RDQS7
14 RDQS6
25 RDQS5
36 RDQS4
56 RDQS3
67 RDQS2
78 RDQS1
86 RDQS0
47 TZ1317
97 RDQM7
107 RDQM6
119 RDQM5
129 RDQM4
149 RDQM3
159 RDQM2
169 RDQM1
177 RDQM0
137 DDR_DCLK0
138 DDR_DCLK0#
16 DDR_DCLK1
17 DDR_DCLK1#
76 DDR_DCLK2
75 DDR_DCLK2#
189 DDR_DCLK3
190 DDR_DCLK3#
185 DDR_DCLK4
186 DDR_DCLK4#
185 DDR_DCLK5
194 DDR_DCLK5#
181 SA0
182 SA1
196 SA2
197 SA1_L
198 SA2_L
193 NC
48 MA0
43 MA1
202 MA1
41 MA2
201 MA2
130 MA3
37 MA4
200 MA4
32 MA5
199 MA5
125 MA6
29 MA7
122 MA8
27 MA9
141 MA10
118 MA13
115 MA14
103 MA11
59 MA11
52 MA12
113 MA12
167 NC_FETEN
71 NC_CS2
163 NC_CS3
92 SB_SMB_CLK
91 SB_SMB_DAT











16 PDD[0:15]
16 SDD[0:15]

16 PDDREQ
16 PDIOW#
16 PDIOR#
16 PDIORDY
16 PDDACK#
16 PDIRQ
16 PDA1
16 PDA0
16 PDCS1#
28 HDDACT#



Primary Channel




CSEL : Master = 0 / Slave = 1





24 CDAUDIOL
24 CDAGND
16 HDDRESET#

16 SDIOW#
16 SDIOR#
16 SDIORDY
16 SDIRQ
16 SDA1
16 SDA0
16 SDCS1#
28 CDACT#




Secondary Channel



CSEL : Master = 0 / Slave = 1




Add in 4/14 for CDROM temperature detect




Uniwill International Corp.


755CA0

Size	Document Number	Rev
2181	HDD & CDROM	B0
Date:	Thursday, June 05, 2003	Sheet 19 of 36








MODEM




Uniwill International Corp.			
Title	755CA0		
Size	Document Number	Rev	
	2181	LAN & MODEM	
Date:	Thursday, June 05, 2003	Sheet	22 of 36




TOCHPAD CONNECTOR



S-VIDEO





CARD READER CONNECTOR





Del all in 3/4


USB CONNECTOR






MDC CONN












Power On Strapping	R308 10K change to 0 ohm
--------------------	--------------------------

~~Del R307 add R306 ,modify in 4/3~~


LOW: Disable
Flash ROM
HIGH: Enable
Flash ROM






BIOS EEPROM

27 XA[0:18] << XA[0:18]
27 XD[0:7] << XD[0:7]




FAN CONTROL CIRCUIT

0.5Watt



0.5Watt






Uniwill International Corp.


755CA0

Size Document Number 2181 FAN & SHDN DETECT Rev B0


Date: Thursday, June 05, 2003 Sheet 28 of 36




Uniwill International Corp.			
Title		755CA0	
Size	Document Number	2.5V/1.5V/1.25V POWER	
	2181	Rev B0	
Date:	Thursday, June 05, 2003	Sheet	30 of 36








Uniwill International Corp.		
Title		
755CA0		
Size	Document Number	Rev
2181	DC-DC	B0
Date:	Thursday, June 05, 2003	Sheet 31 of 36



Uniwill International Corp.			
Title		755CA0	
Size	Document Number	Rev	
2181	Battery Conn & Charger	B0	
Date:	Thursday, June 05, 2003	Sheet	32 of 36





Uniwill International Corp.			
Title			
DC-DC Connector & VCC_MOSFET			
Size	Document Number		Rev
	755CA0		B0
Date:	Thursday, June 05, 2003		Sheet 35 of 36

A0 to A1 change lists

- 1.Page6: del R111
- 2.Page8: U7 AK11 add R494 , pull-up to 2.5V_SUS (fix cann't boot)
- 3.Page10: Add CAP(page10) on U7 bottom side
- 4.Page11: CON11 pin39,41 change net
- 5.Page15: Add CAP(page15) on U22 bottom side
- 6.Page17: del R362 , connect ATHLON_STPCLK# to U22 pin R26
- 7.Page23: del RV1
- 8.Page25: C155,C158 connect to PHONE_IN (fix no MODEM dial phone)
- 9.Page26: AMP_VDD connect to AMP_VCC
- 10.Page26:C166 + connect to SPK_R1 , C126 + connect to SPK_L1
- 11.Page28: add R495,R496 to U10 pin81 for M/B control
 - Page28: del R249 (cancel the function)
 - Page28: SOFTVID_EC change to U10 pin90 from pin27
 - Page28: SUS_SKIP and R292 change to U10 pin168 from pin149
 - Page28: FSB_EC change to U10 pin176 from pin70
 - Page28: ADAP_OFF and R291 change to U10 pin1
 - Page28: RSMRST and R258 change to U10 pin48 from pin63
 - Page28: Del S3_ON on U10 pin75
 - Page28: Del R297 and R272

A1 to A2 change lists

- 1.Page13: Change DDR DIMM to 184PIN
- 2.Page14: Change 33 ohm 8P4R pull-high to 0603 size

A2 to B0 change lists

- 1.Page 6: U1 pin10 change to net:VCC3_SUS
- 2.Page11: Add R483 for AGP 4X,8X test
- 3.Page12: Add U27 , Del D1,D2 and R32 to fix backlight problem
- 4.Page13: Add C536,C538 and C539 10U_X7R for 2.5V
- 5.Page21: Change U15 pin24 to VCC3 to fix VCC3 and VCC3_SUS shortage
- 6.Page22: Add shunt resistor R484 on Y1
- 7.Page25: Add Q21 to fix no internal SPK sound while external SPK not plug in
- 8.Page27: Add Q22,Q23,R480,R481 to fix reverse current
- 9.Page27: Add R482 to fix auto boot
- 10.Page27: Add R487,R488 for S3 support

Uniwill International Corp.			
Title Change lists			
Size	Document Number 755CA0		Rev B0
Date:	Thursday, June 05, 2003	Sheet 1	36 of 36