

OLED DISPLAY MODULE

Product Specification

CUSTOMER	Standard	
PRODUCT NUMBER	DD-12833YW-1A	
CUSTOMER APPROVAL		Date

INTERNAL APPROVALS				
Product Mgr Doc. Control Electr. Eng				
Elijah Ebo	Anthony Perkins	Bazile Peter		

□ Approval for Specification only

\square Approval for Specification and Sample

Sample no.:

Date:

ISIR no.:



TABLE OF CONTENTS

1	MA	AIN FEATURES	4
2	MI	ECHANICAL SPECIFICATION	5
	2.1	MECHANICAL CHARACTERISTICS	5
	2.2	MECHANICAL DRAWING	6
3	EL	ECTRICAL SPECIFICATION	7
	3.1	ABSOLUTE MAXIMUM RATINGS	7
	3.2	ELECTRICAL CHARACTERISTICS	7
	3.3	INTERFACE PIN ASSIGNMENT	
	3.4	BLOCK DIAGRAM	
	3.5	TIMING CHARACTERISTICS	.11
4	OP	TICAL SPECIFICATION	. 18
	4.1	OPTICAL CHARACTERISTICS	. 18
5	AP	PLICATION NOTES	. 19
	5.1	COMMANDS	. 19
	5.2	POWER UP/DOWN SEQUENCE	
	5.3	RESET CIRCUIT	
	5.4	APPLICATION EXAMPLE	
	5.5 5.6	DISPLAY DIRECTION SETTING	
6	PA	CKAGING AND LABELLING SPECIFICATION	
	6.1	LABELLING & MARKING	. 24
7	QU	JALITY ASSURANCE SPECIFICATION	. 25
	7.1	CONFORMITY	. 25
	7.2	DELIVERY ASSURANCE	
	7.3	DEALING WITH CUSTOMER COMPLAINTS	. 29
8	RE	LIABILITY SPECIFICATION	. 30
	8.1	RELIABILITY TESTS	. 30
	8.2	LIFE TIME	
9	HA	NDLING PRECAUTIONS	.31

Product No.	DD-12833YW-1A	REV. A]	Daga	2/21
Hoduct No.				Page	2/31



REVISION RECORD

Rev.	Date	Page	Chapt.	Comment	ECR no.
A	26 July 07			First issue	

Product No.	DD-12833YW-1A	REV. A	Dage	3/31
Tioduct No.			Page	5/51



1 MAIN FEATURES

ITEM	CONTENTS
Display Format	128 x 33 dots
Colour	Yellow Monochrome
Overall Dimensions	62.30 x 22.60 x 2.20 mm
Viewing Area	57.02 x 15.18 mm
Screen Size	2.23"
Mode	Passive Matrix
Duty ratio	1/33
Driver IC	STV8102
Operating temperature	-30~ 85°C
Storage temperature	-40~ 90°C

Product No.	DD-12833YW-1A	REV. A]	Page	1/21
Product No.				1 age	4/31



2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTICS

ITEM	CHARACTERISTIC	UNIT
Display Format	128 x 33	dots
Overall Dimensions	62.30 x 22.60 x 2.20	mm
Viewing Area	57.02 x 15.18	mm
Active Area	55.02 × 13.18	mm
Dot Size	0.41 x 0.38	mm
Dot Pitch	0.43 x 0.40	mm
Weight	5.7	g
IC Controller/Driver	STV8102	

Product No.	DD-12833YW-1A	REV. A]	Daga	5/21
Tioduct No.				Page	5/51



2.2 MECHANICAL DRAWING





1100

3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

		r	r	VSS =	$0 \text{ V}, \text{ Ta} = 25 ^{\circ}\text{C}$	
Item	Symbol	Min	Max	Unit	Note	
Power Supply Voltage	V _{DD_D}	-0.3	4.6	V	1, 2	
OLED Power Supply	V_{PP}	-0.3	22	V	1, 2	
Operating Temperature	T _{OP}	-30	85	°C		
Storage Temperature	T _{STG}	-40	90	°C		
Static Electricity	Be sure that you are grounded when handling displays.					

Note 1: All the above voltages are on the basis of "GND = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3.2. "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

VSS = 0 V, Ta = 25 °C						= 25 °C
Item	Symbol	Condition	Min	Тур	Max	Unit
Power Supply for Logic	V _{DD_D}	Ta = 25 °C	1.8	3.3	3.6	V
	V_{IL}	$Ta = 25 \circ C$	GND	-	$0.3 \times V_{DD_D}$	V
Input Voltage	V_{IH}	Ta = 25 °C	0.7×V _{DD} _	-	V _{DD_D}	V
Driving Supply Voltage	V_{PP}	Ta = 25 °C	-	12	-	V
Colum Low-Voltage Reference	V_{COL_GND}	V _{DD A} =3.3V V _{DD A} =1.8V	0 0	-	1.5 0.4	V
V. Current	T	Note 1		0.4	0.8	mA
V _{DD} Current	I _{DD_D}	Note 2		0.4	0.8	mA
V. Commont	т	Note 1		12	15	mA
V _{PP} Current	I_{PP}	Note 2		23	28	mA
Sleep Mode Current for V _{DD}	I _{DD_D, SLEEP}		-	35	60	μΑ
Sleep Mode Current for V_{PP}	I _{PP, SLEEP}		-	<1	-	μΑ

3.2 ELECTRICAL CHARACTERISTICS

Note 1: $V_{DD_D} = 2.8V$, $V_{PP} = 12V$, Frame Rate = 120Hz, Bright Setting = 0xBC, 50% Display Area Turn on.

Note 2: $V_{DD D} = 2.8V$, $V_{PP} = 12V$, Frame Rate = 120Hz, Bright Setting = 0xBC,

Product No.	DD-12833YW-1A	REV. A]	Daga	7/21
Product No.				Page	//31



100% Display Area Turn on.

3.3 INTERFACE PIN ASSIGNMENT

No.	Symbol	I/O	Function
1	VROW_OFF	Ι	<i>Reference Voltage for Row Electrode Off-Mode</i> . It can be supplied externally or be left open while the reference voltage is internally- generated. A tank capacitor should be connected to the VROW_OFF pin for external setting. When display is not active, the row output pins are pulled-up to the off-state voltage.
2	VCOL_PRE	Ι	<i>Reference Voltage for Column Electrode Pre-Charge Sequence.</i> It can_be supplied externally or be left open while the pre-charge voltage is internally generated. A tank capacitor should be connected to the VCOL_PRE pin for external setting
3	VPP	Ι	<i>Power Supply for OLED Panel</i> . It can be supplied externally or generated internally by using internal DC/DC voltage converter.
4	VDRIVE	0	Control Signal for Output Voltage Generator This output pin drives the gate of external power NMOS.
5	VHIGH	Ι	<i>High Voltage Step-up Circuit.</i> This pin is the feedback signal for voltage regulation loop. It is used to adjust the booster output voltage level (VPP). An internal NMOS transistor connected between pins VHIGH and VDRIVE allows VPP to rise until the voltage on pin VDRIVE (stemming from VPP) is high enough to switch the external NMOS transistor.
6	VCAPA_HOLD	Ι	<i>Pre-Charge Supply Filtering</i> . This is the voltage supply pin. A capacitor should be connected between this pin and ground.
7	EXT_CLOCK	Ι	<i>External System Clock Source</i> . When internal clock is enabled, this pin should be left floating. When internal clock is disabled, this pin receives display clock signal from external clock source.
8	VSENSE	Ι	<i>Feedback Signal.</i> This pin is the feedback signal for voltage regulation loop. It is used to adjust the booster output voltage level (VPP). In case of VSENSE feedback disconnection the Driver is switched off.
9	GND_SENSE	Ι	<i>Ground of Current Detection</i> . This pin is the feedback signal for current sense. It is used for current detection for step-up circuitry.
10	GND_COL	Ι	<i>Ground of Column Driver</i> . This is the low level reference voltage for column electrode. It must be connected to external source on ground level or closed to ground.
11	TEST_MODE	Ι	<i>Test Mode Select</i> . This is a reserved pin for IC testing. It must be connected to ground for normal status.
12	GND_D	Ι	<i>Ground of Logic Circuit.</i> This is the ground pin. It also acts as the reference for the logic pins. It must be connected to external ground.
13	VDD_D	Ι	<i>Power Supply for Logic Circuit.</i> This is the voltage supply pin. It must be connected to external source.
14	SEL0	Ι	Communicating Protocol Select 68XX-parallel 80XX-parallel Serial I2C
15	SEL1	Ι	SEL0 0 1 1 0 SEL1 1 1 0 0
16	HSYNC	0	<i>Horizontal Synchronization Triggering Signal</i> . This pin will send out a signal that could be used to identify the driver status. It should be left open individually.
17	RST	Ι	<i>Power Reset for Controller and Driver.</i> This pin is reset signal input. When the pin is low, initialization of the chip is executed.

Product No.	DD-12833YW-1A	REV. A]	Page	8/21
Product No.				1 age	0/31



No.	Symbol	I/O	Function
18~25	D0~D7	I/O	<i>Host Data Input/Output Bus.</i> These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D3/D2 will be the serial data input/output (SDIN/SDOUT) and D4 will be the serial clock input (SCLK). When I2C mode is selected, D5 will be the clock signal (SCL) and D6 will be the I2C data input (SDA). Refer to the configuration of I2C interface.
26	Е	Ι	<i>Read/Write Enable or Read.</i> When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS0 is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS0 is pulled low.
27	R/W	Ι	<i>Read/Write Select or Write.</i> . When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled high and write mode when low. When 80XX interface mode is selected, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled low and the chip is selected.
28	SD/C	Ι	Data/Command Control. When the pin is pulled high, the data at D7~D0 is treated as display data. When the pin is pulled low, the data at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
29	CS0	Ι	<i>Chip Select</i> . The chip is enabled for MCU communication only when CS0 is pulled low.
30	VDDBG	Ι	<i>Power Supply for Low Voltage Reference</i> . This is the voltage supply pin. It must be connected to external source.

Product No.	DD-12833YW-1A	REV. A		Daga	0/21
Product No.]	Page	9/31



3.4 BLOCK DIAGRAM



Product No	DD-12833YW-1A	REV. A]	Daga	10/31
Product No.]	Page	10/31



3.5 TIMING CHARACTERISTICS

3.5.1 68XX-Series MPU Parallel Interface Timing Characteristics

Characteristics		Symbol	Min	Тур	Max	Unit
System Cycle Time		Te_cycle	300	-	-	ns
Write Low Pulse Width Read Low Pulse Width		Te_low	60 120	-	-	ns
Select High Pulse Width		Te_high	60	-	-	ns
Rise Time Fall Time		Te_rise Te_fall	-	-	15 15	ns
Write Data Setup Time Write Data Hold Time		Twrs Twrh	40 15	-	-	ns
Read Setup to E Rising Edge Read Hold fm E Falling Edge	CL=100pF	Trds Trdh	- 20	-	140	ns
Data Address Setup Time Data Address Hold Time		Tdatas Tdatah	25 25	-	-	ns
Data Output from E Rising E	Edge	Tedatout	-	20	TBD	ns
Data Hiz from E Falling Edg	e	Tedathiz	-	-	TBD	ns
Data Hiz from CS0 Rising E	dge	Tcs0dathiz	-	-	TBD	ns
SD/C Setup Time SD/C Hold Time		Tsdcs Tsdch	0 0	-	-	ns
Chip Select Setup Time Chip Select Hold Time	Write	Tcs0s Tcs0h	120 60	-	-	ns
Chip Select Setup Time Chip Select Hold Time	Read	Tcs0s Tcs0h	120 60	-	-	ns

* All the timing should be based on 30% and 70% of V_{DD} -GND.

Product No	DD-12833YW-1A	REV. A]	Daga	11/21
Product No.]	Page	11/31





Timing diagram for Write mode



Timing diagram for Read mode (register only)

Product No.	DD-12833YW-1A	REV. A]	Daga	12/21
Product No.				Page	12/31



Characteristics	5	Symbol	Min	Тур	Max	Unit
Write Low Pulse Width		Twr_low	60			ns
Read Low Pulse Width		Trd_low	120	-	-	115
Rise Time		Twr_rise Trd_rise	-	-	15 15	ns
Fall Time		Twr_fall Trd_fall	-	-	15 15	ns
Data Address Setup Time Data Address Hold Time		Tdatas Tdatah	25 25	-	-	ns
Data Output from RD Rising Edge	CL=100pF	Trddatout	-	20	TBD	ns
Data Hiz from RD Falling Edge	CL=100pF	Trddathiz	-	-	TBD	ns
Data Hiz from CS0 Rising E	dge	Tcs0dathiz	-	-	TBD	ns
SD/C Setup Time		Tsdcs	0			na
SD/C Hold Time		Tsdch	0	-	-	ns
Chip Select Setup Time	(Dead)	Tcs0s	120			na
Chip Select Hold Time	(Read)	Tcs0h	60	-	-	ns
Chip Select Setup Time	(Write)	Tcs0s	120	_		ns
Chip Select Setup Time		Tcs0h	60	-	_	115

3.5.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Product No	DD-12833YW-1A	REV. A]	Page	12/21
Product No.]	гаge	13/31





Timing Diagram for Write Mode



Timing Diagram for Read Mode

Product No.	DD-12833YW-1A	REV. A]	Daga	14/31
Tioduct No.				Page	14/31



3.5.3 Serial Interface Timing Characteristics

Description		Symbol	Min	Тур	Max	Unit
Serial Clock Cycle Time		$T_{\text{sclk}_\text{cycle}}$	250	-	-	ns
Write/Read Low Pulse Width		T_{sclk_low}	100	-	-	ns
Select High Pulse Width		$T_{\text{sclk_high}}$	100	-	-	ns
Rise Time Fall Time		T _{sclk_rise} T _{sclk_fall}	-	-	15 15	ns
Data Output Time after SCLK Falling Edge		T _{sclkdatout}	TBD	50	-	ns
Data Output Hiz State Time after SCLK Falling Edge		$T_{\text{sclkdathiz}}$	TBD	50	-	ns
Data Output Time after CS0 Falling Edge		T _{cs0datout}	TBD	50	-	ns
Data Output Hiz State Time after CS0 Rising Edge		T _{cs0dathiz}	TBD	50	-	ns
SDIN Setup Time SDIN Hold Time		T _{sdins} T _{sdinh}	100 100	-	-	ns
SD/C Setup Time SD/C Hold Time		T _{sdcs} T _{sdch}	150 150	-	-	ns
Chip Select Setup Time Chip Select Hold Time (Write)	T _{cs0s} T _{cs0h}	150 150	-	-	ns
Chip Select Setup before SCLK Rising Edge (Read)	T _{cs0s}	0	-	-	ns

Product No.	DD-12833YW-1A	REV. A	Daga	15/21
Hoduct No.			Page	13/31



MASTER (transmitter)	Data_1	Data_2
SDOUT		







Timing diagram for Read mode (register only)

Product No	DD-12833YW-1A	REV. A	Daga	16/31
Product No.			Page	16/31



Description	Symbol	Min	Тур	Max	Unit
Serial Clock Cycle Time	T _{scl_cycle}	2.5	-	-	μs
Write/Read Low Pulse Width	T _{scl_low}	100	-	-	ns
Select High Pulse Width	T _{scl_high}	100	-	-	ns
Rise Time Fall Time	T_{scl_rise} T_{scl_fall}	-	-	15 15	ns
Data Setup Time Data Hold Time	T _{datas} T _{datah}	100 100	_	-	ns
Chip Select Setup Time Chip Select Hold Time MASTER (data_out for transmitter)	T _{cs0s} T _{cs0h}	120 120	-	-	ns
Start I ² C Write Address (78h) Data_1 SCL	\mathcal{M}	$\mathcal{N}\mathcal{N}\mathcal{N}$	\sim	$\mathcal{N}\mathcal{N}\mathcal{N}$	Stop V
SDA	_			a	<u>*</u>
MASTER (data_out for transmitter) Start I ² C Write Address (7Ah) Data_1 SCL SDA Data_1 Dat	᠕᠕᠕᠕	᠕᠕᠕	Data_ ////// 16/514/3	$\overline{\mathcal{M}}$	Stop
SDA	or Write Mod			- —	k_ -
MASTER (data_out for transmitter) Start PC Read Address (79h) SCL SDA 7/654321/0	مكمكم			نېر ۲	
	ac <u>k</u>			nack	_
SDA — — — — — — – – – – – – – – – – – – –		<u> 4 (3)</u>	2 <u>11</u> 0	DC	-
Timing Diagram for R	ead Mode (R	egister (Only)		
Product No. DD-12833YW-1A	REV. A			Page	17/3

3.5.4 I²C Interface Timing Characteristics



4 OPTICAL SPECIFICATION

						Т	$a = 25 \circ C$
Item	Symbol	Condition	Min	Тур	Max	Unit	Note
Brightness	L _{BR}	With Polarizer	80	100	-	cd/m ²	Note1
C.I.E. (Yellow)	(x)	Without	0.44 0.46	0.48 0.50	0.52 0.54		Note1
	(y)	Polarizer	0.12 0.22	0.16 0.26	0.20 0.30		Note1
Contrast Ratio	CR	Ta = 25 °C, dark room	-	>100:1	-	-	Note1
Viewing Angle			>160	-	-	degree	Note1

4.1 OPTICAL CHARACTERISTICS

Note1: Optical measurement taken at 1/33 duty, 120Hz Frame Rate, BCh Bright Setting.

Product No.	DD-12833YW-1A	REV. A	Page	18/31
Tioduct No.			1 age	10/31



5 APPLICATION NOTES

5.1 COMMANDS

Refer to the Technical Manual for the STV8102

5.2 POWER UP/DOWN SEQUENCE

To protect panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the panel enough time to complete the action of charge and discharge before/after the operation.

5.2.1 POWER UP SEQUENCE

- 1. Power up V_{DD}
- 2. Send Display off command
- 3. Clear Screen
- 4. Power up V_{CC}
- 5. Delay 100ms
 - (When V_{DD} is stable)
- 6. Send Display on command

5.2.2 POWER DOWN SEQUENCE

- 1. Send Display off command
- 2. Power down $V_{CC} \label{eq:Vcc}$
- 3. Delay 100ms
 (when V_{CC} is reach 0 and panel is completely discharges)
 4. Deven down V
- 4. Power down V_{DD}



5.3 RESET CIRCUIT

The default configuration after a hardware reset is

- * All the control registers are cleared.
 - (Display Off, DC/DC Step-up Off, Internal Oscillator Off, Scanning Off)
- * The RAM contents are unchanged.
 - (on Power On: RAM contents are defined.)

The hardware reset must be applied all the power-up sequence long, until the supplies reach the minimum value.

Product No.	DD-12833YW-1A	REV. A]	Daga	19/31
Product No.				Page	19/31



5.4 APPLICATION EXAMPLE

Command usage and explanation of an actual example

<Initialization Setting>

	SD/C	C Signal	Function
Command	Code (High)	Parameter (High)	Function
DISPON	0xAE	-	Display Off
OSCCTRL	0x13	-	Enable Internal Oscillator as 120Hz Frame Frequency Minimum
STEPUP_EN	0x18	-	Disable Embedded Step-up Converter (External Supply on VPP)
PREDIS_SEL	0x26	-	Set All Columns with Pre-Charge / Discharge
ROWHIZ	0x29	-	Set Inactive or Off-Rows in High Impedance State
EXTMOS_EN	0x2A	-	Disable External MOS
PREVOL	0x2C	-	Set Internal Pre-Charge Supply
ROWOFFVOL	0x2E	-	Set Internal Row Off Supply
ROWMAP	0x3D	-	Select Row Mapping as Sequential Odd & Even Setting
VPPCLAMP	0xA6	0x08	Set VPP Clamp Value as $0.42V$ /bit Increasing (VPP Clamp = $5V + 8 \times 0.42V = 8.36V$)
PIXLMAP *]	ГBD	
Mirror Effect Selection BRIGHT	0xCE	0xDF	Set Maximum Brightness Current as 374µA
PPEDISDUR	0xD0	0x00	Set Parallel Pre-Charge / Discharge in the Same Cycle (All Columns Discharged in the Same Cycle) (1 Cycle Long Per-Charge for 120Hz Frame Frequency)
INVVIDEO	0xA2	-	Disable Inverse Video
	Clear E	ntire 128×64 D	Display RAM
RAMROW	0xB8	-	Disable RAM Access in Row Mode Enable Self-Adaptive Scanning
SCANMODE	0xBA	-	(Automatic Blanking of the Black Row Blocks)
RAMSCAN	0xCC	0x1F	Set 8 Rows Block Blanking as Block 4~0 Activated
XSTART *	TBD	-	Set RAM Write Column Start Position
YSTART *	TBD	-	Set RAM Write Row Start Position
DISPON	0xAF	-	Display On

* See Section 5.5 as Detail Description...

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

	Product No.	DD-12833YW-1A	REV. A	Page	20/31
				1 age	20/31



5.5 DISPLAY DIRECTION SETTING

LSB bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 MSB Address Pointer Movement

5.5.1 Normal Display Mode

<Relative Instruction Setting > Set **PIXLMAP** as **0xB6** Rightward / Downward Display Reversed Compared to RAM Contents Set **XSTART** as **0x00** Display from Column 0~7 to Column 120~127 Set **YSTART** as **0x40** Display from Row 0 to Row 32

Product No.	DD-12833YW-1A	REV. A	Page	21/21
Hoduct No.			1 age	21/31



5.5.2 Inverted Display Mode



* The pattern shown in active area is the same as that in normal display mode by below settings.

<Relative Instruction Setting > Set **PIXLMAP** as **0xB0** Rightward / Downward Display Corresponded to RAM Contents Set **XSTART** as **0x00** Display from Column 0~7 to Column 120~127 Set **YSTART** as **0x40** Display from Row 0 to Row 32

Product No.	DD-12833YW-1A	REV. A]	Daga	22/21
Product No.				Page	22/31



5.6 APPLICATION CIRCUIT



8-bit 80XX Parallel Interface DC/DC Converter: TPS61041

* TPS61041CE could be connected to MCU or VDD for alternative solution. VCC = $1.233 \times (R1 + R2) / R2$

5.6.1 Components List

Item	Silk Name Value		Remark
Driver IC	STV81	02	(ST)
DC/DC Converter	TPS610	41	Step-up Type (TI)
Inductor	L1	4.7µH	2A
Schottky Diode	D1		1A, 20V
Resistor	R1	150kΩ	1%, 1/4W
Resistor	R2	$18k\Omega$	1%, 1/4W
	C1	0.1µF	6.3V, Low ESR
	C2, C5	4.7µF	6.3V, Low ESR
Capacitor	C3	10µF	16V, Low ESR
(Tantalum)	C4	0.1µF	16V, Low ESR
	C6, C7	470pF	16V, Low ESR
	C8	22pF	16V, Low ESR

Product No.	DD-12833YW-1A	REV. A	Dag	a 22/21
Product No.			Pag	25/51



6 PACKAGING AND LABELLING SPECIFICATION



6.1 LABELLING & MARKING

DENSITRON	
TW YYMM	

Product No.	DD-12833YW-1A	REV. A]	Daga	24/21
Product No.				Page	24/31



7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY

The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE

7.2.1 Delivery inspection standards

- MIL-STD-105E, general inspection level II, single sampling level;
- IPC-AA610 rev. C, class 2 electronic assemblies standard

The quality assurance levels are shown below:

Class	AQL (%)
Critical defect	0.5%
Major defect	1.0%
Minor defect	1.5%
TOTAL	2.0%

7.2.2 Zone definition



7.2.3 Visual inspection

- Inspect under 30W fluorescent lamp leaving 50 cm between the module and the lamp and 30 cm between the module and the eye (measuring position).
- Appearance is inspected at the best contrast voltage (best contrast is adjusted considering clearness and crosstalk on screen).
- Inspect the module at 45° right and left, top and bottom.
- Use the optimum viewing angle during the contrast inspection.





7.2.3.1 Standard of appearance inspection

Units: m	m							
Class	Item		Criteria	l				
Minor	Packing &	Outside & inside package	Presence of pro	oduct no., lot no.,	quantity			
Critical	Label	Product must not be mixe that indicated on the label	oduct must not be mixed with others and quantity must not be different from at indicated on the label					
Major	Dimension	Product dimensions must	oduct dimensions must be according to specification and drawing					
Major	Electrical	Product electrical characte	Product electrical characteristics must be according to specification					
Critical	LCD Display	Missing lines or wrong pa	Aissing lines or wrong patterns on LCD display are not allowed					
Minor	Black spot, white spot,	Round type: as per follow $\emptyset = (X+Y)/2$	ound type: as per following drawing $\phi = (X+Y)/2$					
	dust		A	cceptable quantity	1			
			Size	Zone A	Zone B			
		+	Ø<0.1	Any number				
		Y	0.1<Ø<0.2	3	Any number			
		→ _V ← ↑	0.2<Ø<0.25	1				
		Λ	0.25<Ø	0				
		Line type: as per followin						
		***		ole quantity				
		W Length	Width	Zone A	Zone B			
			W≤0.05	Any number	A 1			
		$\begin{array}{c c} & \underline{L \leq 2.0} \\ \hline & \underline{L > 2.0} \end{array}$	W≤0.1	3	Any number			
		$\begin{array}{c c} & & \\ \hline \\ L \\ \end{array} \end{array} \qquad \begin{array}{c} L \\ L \\ \end{array} $		0				
		Total accept	able quantity: 3					
Minor	Polariser	Scratch on protective film	is permitted					
	scratch	Scratch on polariser: same	•					
Minor	Polariser	$\emptyset = (X+Y)/2$						
	bubble			cceptable quantity				
			Size	Zone A	Zone B			
		+	Ø<0.5	Any number	Any number			
		Y	Ø>0.5	0	J			
		X	Total acceptable	quantity: 3				

Product No.	DD-12833YW-1A	REV. A]	Daga	26/31
Product No.				Page	20/31



Class	Item	Criteria			
Minor	Segment	1b. Pin hole on dot matrix display			
	deformation	₩. <0.05	Acceptable	e quantity	
			Size		
			a,b<0.1	Any number	
			(a+b)/2≤0.1	Any number	
			0.5<Ø<1.0	3	
			Total acceptable	quantity: 7	
		2. Segments / dots with different width			
			Accep	table	
			a≥b	a/b≤4/3	
			 a <b< td=""><td>a/b>4/3</td></b<>	a/b>4/3	
		3. Alignment layer defect $\emptyset = (a+b)/2$	Acceptable	e quantity	
			Ø≤0.4	Any number	
			0.4<Ø≤1.0	5	
			1.0<∅≤1.5	3	
			1.5<Ø≤2.0	2	
			Total acceptable		
Minor	Panel Chipping	$\begin{array}{c} X \leq 1/6 \text{ Panel length} \\ Y \leq 1 \\ Z \leq T \end{array}$		Z	
Minor	Panel Cracking	Cracks not allowed			
Minor	Cupper exposed (pin or film)	Not allowed if visible by eye inspection			
Minor	Film or Trace Damage	Not allowed if affects electrical function			

Product No.	DD-12833YW-1A	REV. A]	Daga	27/21
rioduct no.				Page	27/31



Class	Item		Criteria				
Minor	Contact Lead Twist	Not allowed					
Minor	Contact Lead Broken	Not allowed		A. BROKEN LEAD			
Minor	Contact Lead Bent	Not allowed if bent lead causes short circuit	A LEAS SUBTING				
		Not allowed if ben extends horizontall more than 50% of its width	/				
Minor	Colour uniformity	Level of sample fo	r approval set as lim	it sample			
Major	РСВ		r paste should be pre		. 11 1		
Critical Minor			missing solder conner balls on PCB are a		h are not allowed		
Critical			omponents are not al				
Minor	Tray			Size	Quantity		
	particles		On tray	Ø<0.2	Any number		
				Ø>0.25	4		
			On display		2		
					1		

Product No.	DD-12833YW-1A	REV. A]	Daga	28/31
Tioduct No.				Page	20/31



7.3 DEALING WITH CUSTOMER COMPLAINTS

7.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample. After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of nonconforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

Product No.	DD-12833YW-1A	REV. A]	Daga	29/31
Houdet No.				Page	29/31



8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

	Test Item	Test Condition	Evaluation and assessment
-	High Temperature Operation	85°C, 500 hrs	
	Low Temperature Operation	-30°C, 500 hrs	
	High Temperature Storage	90°C, 500 hrs	No abnormalities in function* and appearance
	Low Temperature Storage	-40°C, 500 hrs	Brightness > $\frac{1}{2}$ initial value
	High Temperature & High Humidity Storage	60°C, 90% RH, 500 hrs	
	Thermal Shock Storage	$-40^{\circ}C \Leftrightarrow 85^{\circ}C$, 100 cycles 60 mins dwell	

- The brightness should be greater than 50% of the initial brightness.
- The samples used for above tests do not include polarizer.
- No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure teat at 23 ± 5 °C $55\pm15\%$ RH

8.2 LIFE TIME

Item	Description			
1	Function, performance, appearance, etc. shall be free from remarkable deterioration within 15,000 hours under ordinary operating and storage conditions of room temperature (25±10 °C), normal humidity (45±20% RH), and in area not exposed to direct sunlight.			
2	End of lifetime is specified as 50% of initial brightness.			

Product No.	DD-12833YW-1A	REV. A		Page	30/31
Product No.					



9 HANDLING PRECAUTIONS

Safety

If the panel breaks, be careful not to get the organic substance in your mouth or in your eyes. If the organic substance touches your skin or clothes, wash it off immediately using soap and plenty of water.

Mounting and Design

Place a transparent plate (e.g. acrylic, polycarbonate or glass) on the display surface to protect the display from external pressure. Leave a small gap between the transparent plate and the display surface.

Design the system so that no input signal is given unless the power supply voltage is applied.

Caution during OLED cleaning

Lightly wipe the display surface with a soft cloth soaked with Isopropyl alcohol, Ethyl alcohol or Trichlorotriflorothane.

Do not wipe the display surface with dry or hard materials that will damage the polariser surface. Do not use aromatic solvents (toluene and xylene), or ketonic solvents (ketone and acetone).

Caution against static charge

As the display uses C-MOS LSI drivers, connect any unused input terminal to V_{DD} or V_{SS} . Do not input any signals before power is turned on.

Also, ground your body, work/assembly table and assembly equipment to protect against static electricity.

Packaging

Displays use OLED elements, and must be treated as such. Avoid strong shock and drop from a height.

To prevent displays from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.

Caution during operation

It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.

Other Precautions

When a display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

Storage

Store the display in a dark place where the temperature is $25^{\circ}C \pm 10^{\circ}C$ and the humidity below 50%RH.

Store the display in a clean environment, free from dust, organic solvents and corrosive gases. Do not crash, shake or jolt the display (including accessories).

Product No.	DD-12833YW-1A	REV. A	Page		21/21
Product No.				Page	51/51