
N-Channel 20V (D-S) MOSFET


These miniature surface mount MOSFETs utilize High Cell Density process. Low $r_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are power switch, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

•	Low r _{DS(on)} Provides Higher Efficiency and
	Extends Battery Life

- Low Gate Charge
- Fast Switch
- Miniature SOT-23 Surface Mount Package Saves Board Space

PRODUCT SUMMARY				
V _{DS} (V)	$r_{DS(on)}(\Omega)$ $I_{D}(A)$			
20	$0.032 @ V_{GS} = 4.5 V$	4.6		
20	$0.044 @ V_{GS} = 2.5V$	3.9		





ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage			20	V	
Gate-Source Voltage			±12	V	
	$T_A=25^{\circ}C$	T_	4.0		
Continuous Drain Current ^a	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	1D	3.1	A	
Pulsed Drain Current ^b	I_{DM}	±20			
Continuous Source Current (Diode Conduction) ^a		I_S	1.6	A	
D a	$T_A=25^{\circ}C$	D	1.3	$_{ m W}$	
Power Dissipation ^a	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	ГД	0.8	• • •	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Maximum	Units		
M · I · · a	t <= 5 sec	D	100	0C/M		
Maximum Junction-to-Ambient ^a	Steady-State	R_{THJA}	166	C/W		

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

SPECIFICATIONS (T _A = 25°C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
r ar ameter	Symbol Test Conditions		Min	Тур	Max	Umt
Static						
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \text{ uA}$	0.7			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA
	1D88	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			10	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	10			Α
Drain-Source On-Resistance ^A	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 4.6 \text{ A}$			32	$-$ m Ω
Drain-Source On-Resistance		$V_{GS} = 2.5 \text{ V}, I_D = 3.9 \text{ A}$			44	
Forward Tranconductance ^A	g_{fs}	$V_{DS} = 10 \text{ V}, I_D = 4.0 \text{ A}$		11.3		S
Diode Forward Voltage	V_{SD}	$I_S = 1.6 \text{ A}, V_{GS} = 0 \text{ V}$		0.75		V
Dynamic ^b						
Total Gate Charge	Qg			13.4		
Gate-Source Charge	Q_{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 4.0 \text{ A}$		0.9		пC
Gate-Drain Charge	Q_{gd}			2.0		
Turn-On Delay Time	t _{d(on)}			8		
Rise Time	$t_{\rm r}$	$V_{DD} = 10 \text{ V}, R_L = 15 \Omega, I_D = 1 \text{ A},$		24		
Turn-Off Delay Time	$t_{d(off)}$	$V_{GEN} = 4.5 V$		35		ns
Fall-Time	t_{f}			10		
Source-Ddrain Reverse Recovery Time	t _{rr}	$I_F = 1.6 \text{ A}, \text{ di/dt} = 100 \text{ A/uS}$		40		1


Notes

a. Pulse test: $PW \le 300us duty cycle \le 2\%$.

b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Typical Electrical Characteristics (N-Channel)







Figure 1. Output Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Drain Current

Figure 4. Capacitance







Figure 5. Gate Charge

Figure 6. On-Resistance vs. Junction Temperature

Typical Electrical Characteristics (N-Channel)







Figure 7. Source-Drain Diode Forward Voltage

Figure 8. On-Resistance vs. Gate-to-Source Voltage






Figure 9. Threshold Voltage

Figure 10. Single Pulse Power





Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient

Package Information



DIM.	MILLIMETERS				
ייונת	MIN	NDM	MAX		
Α	0.935	0.95	1.10		
A1	0.01	-	0.10		
A2	0.85	0.90	0.925		
Ь	0.30	0.40	0.50		
С	0.10	0.15	0,25		
D	2.70	2.90	3.10		
П	2.60	2.80	3.00		
E1	1.40	1.60	1.80		
6	0.95 BSC				
el	1.90 BSC				
Г	0.30	0.40	0.60		
L1	0.60REF				
LZ	0,25BSC				
R	0.10				
θ	Û.	4*	8,		
01	7*N□M				

