NEC

MOS INTEGRATED CIRCUIT

μPD16667

160-OUTPUT LCD ROW DRIVER

The μPD16667 is a row (common) driver which contains a RAM capable of full-dot LCD display. With 160 outputs, this driver can be combined with a column (segment) driver, μPD16662, which contains a RAM to display 240 × 160 pixels to 480 × 320 pixels.

With a built-in display RAM, the column driver can reduce the current consumption, thus making it most suitable for the display block of a PDA or portable terminal.

FEATURES

- LCD-driven voltage: 20 to 36 V
- Duty: 1/160
- Driving type: 2 lines selected simultaneously
- Output count: 160 outputs
- Capable of gray scale display: 4 gray scales

ORDERING INFORMATION

Part No.	Package
μPD16667N-XXX	TCP (TAB)
★ μPD16667N-051	Standard TCP (OLB: 0.2 mm pitch, folding)

The external shape of the TCP is custom-made, so please contact an NEC sales representative with your shape requirements.

Document No. S12838EJ4V0DS00 (4th edition)
Date Published January 1999 N CP(K)
Printed in Japan

The mark ★ shows major revised points.

BLOCK DIAGRAM



Remark /xxx indicates active low signal.

BLOCK FUNCTION

1. Liquid-crystal drive circuit

This circuit selects and outputs the level for liquid-crystal driving.

One of V_{DD}, V_{EE}, and V_1 is selected by the output of the selection control circuit.

2. Selection control circuit

This circuit creates the signal which will select the level of the output signal, based on the output of the shift register circuit and the driving level power selection signals L1 and L2

3. Bidirectional shift register circuit

This refers to the 80-bit bidirectional shift register circuit. The DIR signal can be used to switch over the shift direction.

The data that has been entered from the /FRM pin is shifted by the low drive signal strobe (STB).

4. Level shifter circuit

This circuit transforms the 5-V signals to the high-voltage signals for liquid-crystal driving.

PIN FUNCTIONS

Classification	Pin Name	Input/Output	Pad No.	Function
Power suuply	V_{CC1} V_{SS} V_{DD} V_{EE} V_1			5 V power for level shifter GND for level shifter Power for logic, liquid-crystal drive level power Power for logic, liquid-crystal drive level power (GND) Liquid-crystal drive level power
Liquid-crystal display timing	STB /FRM /DOFF' L1 L2 DIR	I I I I I I		Row drive signal strobe Frame signal Display OFF signal Drive level power selection symbol (1st line) Drive level power selection symbol (2nd line) Shift direction selection symbol: when L (DIR = V_{EE}), $X_1 \rightarrow X_{160}$ when H (DIR = V_{DD}), $X_{160} \rightarrow X_1$
Liquid-crystal drive output	X_1 to X_{160}	O		Liquid-crystal drive output Selects and outputs one of V_{DD}, V_{EE}, and V_1.

DETAILS OF PIN FUNCTIONS

- **STB (input)**
  Input pin of the row drive strobe signal
  The bidirectional shift register is shifted at STB's rising edge.

- **/FRM (input)**
  Input pin of the frame signal
  The shift register data is read at STB's rising edge.

- **DIR (input)**
  Input pin of the drive output's shift direction selection signal
  When the shift direction selection signal (DIR) is "L", the shift data (selection signal) is shifted from the drive output X_1 to the X_{160} direction. When "H", it is shifted from the X_{160} to the X_1 direction.

- **/DOFF' (input)**
  Input pin of the display OFF signal
  It is placed in the display OFF status (all outputs at V_1) at the "L" level. In the mean time, it reads the frame signal and returns to the normal display status at the "H" level.

- **L1 and L2 (input)**
  Input pins of the drive level power selection signal
  In the case of the liquid-crystal drive output, the two lines are selected simultaneously by the shift register. L1 selects the first line, and L2 selects the second line. Both lines select V_{DD} at "H", and V_{EE} at "L".

⋆ SYSTEM CONFIGURATION EXAMPLE

This example shows configuration of a liquid-crystal panel of half-VGA size (480 x 320 oblong) using four column drivers and two row drivers.

- Each column driver sets the LSI No. with PL0 and PL1 pins.
- The DIR pins of each column driver are all set to low level.
- Only one of the column drivers is set to the master, all the others are set to the slave. Signals are supplied from the master column driver to the slave column driver and the row driver.
- Connect an oscillator resistor to the OSC1 and OSC2 pins of the master, and leave the slave open.
- Inputs signals from the system (D0 to D15, A0 to A16, /CS, /OE, /WE, /UBE, RDY, /RESET, /DOFF') in parallel to all of the column driver. Connect a pull-up resistor to the RDY signal.
- The TEST pin is used to test the LSI, and is open or GND when the system is configured.



Remark The /DOUT pin is an output pin for the column driver.

★ POWER SUPPLY SEQUENCE OF CHIP SET

It is recommended to apply power in the following sequence.

$V_{CC2} \rightarrow V_{CC1} \rightarrow$ input $\rightarrow V_{DD}, V_{EE} \rightarrow V_1, V_2$

Be sure to apply LCD drive voltages V_1 and V_2 last.



Notes 1. V_{CC2}, CPU I/F, /RESET, and V_2 are column driver power supply pins or input pins.

2. V_{DD} and V_{EE} do not need to be turned ON at the same time.

Caution Turn off the power to the chip set in the reverse order of the power application sequence.

EXAMPLE OF CONNECTING INTERNAL SCHOTTKY BARRIER DIODE OF MODULE TO REINFORCE POWER SUPPLY PROTECTION
(Use a schottky barrier diode with V_f = 0.5 V or less.)



Connect the diodes enclosed in the dotted line (⋯) when V_0 is not 0 V (GND)

Note V_0 and V_2 are column driver liquid-crystal power supplies.

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C, V_{SS} = 0 V)

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V_{CC1}		–0.5 to +6.5	V
	$V_{DD} - V_{EE}$	$V_{CC1} \le V_{DD}$, $V_{EE} \le V_{SS}$	40	
	V_1		V_{EE} – 0.5 to V_{DD} + 0.5	
Input voltage	V_{I1}	Other than the DIR pin	–0.5 to V_{CC1} + 0.5	
	V_{I2}	DIR pin	V_{EE} – 0.5 to V_{DD} + 0.5	
Output voltage	V_O		V_{EE} – 0.5 to V_{DD} + 0.5	
Operating temperature	T_A		–20 to +70	°C
Storage temperature	T_{stg}		–40 to +125	

★ **Recommended Operating Range (T_A = –20 to +70 °C, V_{SS} = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC1}		4.75		5.25	V
	$V_{DD} - V_1$		10		18	
	$V_1 - V_{EE}$		10		18	
	V_1		0		3	
Input voltage	V_{I1}	Other than DIR pin	0		V_{CC1}	
	V_{I2}	DIR pin	V_{EE}		V_{DD}	

DC Characteristics (unless otherwise specified, V_{CC1} = 4.75 to 5.25 V, $V_{DD} - (V_{EE})$ = 20 to 31 V, $V_{CC1} \le V_{DD}$, $V_{EE} \le V_{SS}$, V_1 = 0 to 3 V, V_{SS} = 0 V, T_A = – 20 to +70 °C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	V_{IH1}	Other than the DIR pin	0.8 V_{CC1}			V
	V_{IH2}	DIR pin	V_{DD} – 0.3 (V_{DD} – V_{EE})			
Low-level input voltage	V_{IL1}	Other than the DIR pin			0.2 V_{CC1}	
	V_{IL2}	DIR pin			V_{EE} + 0.3 (V_{DD} – V_{EE})	
Driver ON resistance	R_{ON}	Load current = 100 μA		1.0	2.0	kΩ
Input leakage current	I_{IH1}	V_{IN} = V_{CC}, other than the DIR pin			1.0	μA
	I_{IH2}	V_{IN} = V_{DD}, DIR pin			25	
	I_{IL1}	V_{IN} = 0 V, other than the DIR pin			–1.0	
	I_{IL2}	V_{IN} = V_{EE}, DIR pin			–25	
Current consumption	I_{CC1}	Operating frame frequency at 70 Hz		200	320	μA
	I_{DD}			40	100	

AC Characteristics

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
STB high-level width	t_{wsh}		500			ns
STB low-level width	t_{wsl}		500			
/FRM setup time	t_{sf}		100			
/FRM hold time	t_{hf}		100			
STB rising time	t_r				150	
STB falling time	t_f				150	
Output delay time	t_{pdsx}	Output no-load			300	
	t_{pdout}				200	

AC CHARACTERISTICS WAVEFORM DIAGRAMS



LEVEL SELECTION TIMING OF LIQUID-CRYSTAL DRIVE OUTPUT

The /FRM is input twice in one frame. The STB is input 81 times in half a frame, and 162 times in one frame.



Remark When /DOFF' is "L", the X output becomes V_1 level. Afterward, if /DOFF' becomes "H", the level of the X output is output with the above timing.

Caution When the time difference between the STB, L1, and L2 signals is large, hazards may occur in output.

★ STANDARD TCP PACKAGE (μPD16667N-051)



Specification

Polyimide UPILEX-S	75 μm
Adhesive Epoxy	12 μm
Copper Electrolysis Cu	25 μm
Plating Sn	MIN0.25μm
Solder Resist Epoxy	25 μm

This products is Frex resin type

This figure is shown by Copper side over Polyimide

5Sprocket holes(2.3.75 mm)for 1 Pattern

Corner radius is 0.30 mm Max.

All tolerances unless otherwise specified 0.05 mm.

Detail of cross mark



TCP tape winding direction



PIN CONFIGURATION



[MEMO]

[MEMO]

M4 96.5