ner.com Vol.2, Issue.5, Sep-Oct. 2012 pp-3693-3698 ISSN: 2249-6645

An Extensive Input Voltage and Fixed-Frequency Single Stage Series-Parallel LLC Resonant Converter for Dc Drive

P.Ganesh¹, T.Manokaran²

^{1,2}.Department of Electrical and Electronics Engineering, Sri Subramanya College of Engineering and Technology
Anna university, Chennai. India

ABSTRACT: In this paper design of a single-stage LLC resonant converter are presented. A single-stage converter uses only one control signal to drive two power converters, a power factor corrector (PFC) converter and a dc/dc converter, for reducing the cost of the system. However, this simplicity induces power imbalance between two converters, and then, the bus voltage between two converters drifts and becomes unpredictable. To ensure that the bus capacitor voltage can be kept in a tolerable region, the characteristics of a PFC converter and an LLC tank are investigated, and then, a design procedure is proposed correspondingly. Finally, a single-stage LLC resonant converter is implemented to verify the analysis.

Key words: AC–DC power conversion, resonant power conversion.

I. INTRODUCTION

A conventional power supply was designed with two cells: The first cell functions as a Power Factor Corrector (PFC), and the second cell is a dc/dc converter which regulates system output voltage. To reduce the cost and complexity of the power supply, a single-stage topology [1]–[10] which uses only one control signal to drive two converters is presented.

It is common to insert a bulk capacitor between a PFC converter and a dc/dc converter to eliminate low-frequency noise at the system output [6]. However, since there is only one control signal in a single-stage converter, the power passing through the PFC converter is not equal to the power passing through the dc/dc converter. Therefore, the capacitor voltage drifts and becomes unpredictable.

An *LLC* resonant converter is employed as the dc/dc converter because *LLC* resonant converters have characteristics of high efficiency and low noise [10]–[13].

The works in [6]–[9] make efforts to control the drifting bus voltage. However, since lower cost is a major advantage in a single-stage converter, keeping the system simple and at low cost is important. The work in [10] investigated the characteristics of a single-stage *LLC* converter. However, the *LLC* converter characteristics are not well derived, so the bus voltage cannot be limited as much as well. In this paper, the relationship between the output powers of a boost stage and an *LLC* stage is derived.

Then, a single-stage *LLC* converter design procedure is proposed, which ensures that the bus capacitor voltage can be kept in a tolerable region. Finally, an experimental circuit is implemented to verify the analysis.

In resonant topologies, Series Resonant Converter (SRC), Parallel Resonant Converter (PRC) and Series Parallel Resonant Converter (SPRC, also called LCC resonant converter) are the three most popular topologies. The analysis and design of these topologies have been

studied thoroughly. In next part, these three topologies will be investigated for front-end application.

1.1. CIRCUIT DESCRIPTION

Fig.1.1.1 shows a single-stage ac/dc *LLC* resonant converter. There is a bus capacitor between two converters, a boost like converter and a typical *LLC* converter. Two switches Q1 and Q2 are used to control these two converters.




Fig.1.1.1: Single Stage LLC Converter




Fig.1.1.2: Simplified Circuit of the First Stage

The *LLC* converter is typical that has been presented in [7]–[10]. In the following, the operation details of the boost converter are introduced. Fig.1.1.2 shows the simplified circuit of the boost stage. The left-hand side of input inductor *L*in is a rectified half-wave voltage source. The input voltage source charges input inductor *L*in when the switch turns on. The energy stored in *L*in is released to bus capacitor *C* bus when the switch turns on. Because the boost cell uses the same switches with those in the *LLC* cell, the duty cycles of Q1 and Q2 are kept 50%.

Notice that the output power of this stage increases while the operating frequency decreases, because the inductor stores less energy in high frequency. The trend is the same with the *LLC* converter. Therefore, the fact that two converters can use the same control signal can be believed.




Fig.1.1.3: Timing Diagram of Switch and inductor

The operational waveforms of the first stage are shown in Fig. 1.1.3.

Stage I—t1–t2: Switch Q2 turns on at t1. The voltage across the inductor is Vin, and then, the inductor is charged by the slope

$$\frac{di_{Lin}}{dt} = \frac{V_{in}}{L_{in}} \quad \dots (1)$$

ISSN: 2249-6645

Stage II—t2-t3: Switches Q1 and Q2 are turned off in this stage. The inductor current flows into the body diode of Q1 that helps achieve zero-voltage switching (ZVS).

Stage III—t3-t4: Switch Q1 turns on. The inductor current falls by the same slope

$$\frac{di_{Lin}}{dt} = -\frac{V_{cbus} - V_{in}}{L_{in}} \dots (2)$$

 $\frac{di_{Lin}}{dt} = -\frac{v_{cbus} - v_{in}}{L_{in}} \quad ... (2)$ To reduce the higher frequency harmonics of the inductor current, the system operates in discontinuousconduction mode (DCM). Therefore, the period of falling slope has to be less than the one of rising slope. That means that the bus capacitor voltage should be twice larger than the input peak voltage as follows:

$$V_{cbus} > 2V_{in.max}$$
 ... (3)

 $V_{cbus} > 2V_{in,max}$...(3) Stage IV—t4-t5: There is no energy left in the input inductor. The inductor current is kept zero.

Stage V—t5-t6: Switches Q1 and Q2 turn off. Because the input impedance of the LLC converter is inductive, the input current of the LLC converter is lagged by the input voltage of the LLC converter. Therefore, the body diode of Q2 can be recharged by the *LLC* input current to achieve ZVS.

II. BUS VOLTAGE ESTIMATION

2.1 ENERGY EOUILIBRIUM

How to keep the voltage of the bus capacitor in a reasonable region is a major consideration in a single-stage converter analysis. Because there is only one control signal for two converters, the bus capacitor voltage varies due to energy imbalance of the two converters.

The bus capacitor voltage can be built by energy balance of two converters as shown in Fig 2.1.1When the boost output power P_{boost} is larger than the *LLC* output power *PLLC*, the bus voltage will rise until the two power flows are equal. Therefore, theoretically, given a switching frequency fsw, the steady-state bus voltage Vbus can be found.

In the following, the relationship between the output power and the operating frequency of the boost stage and the LLC stage is derived.




Fig 2.1.1: Energy Balance At The Bus Capacitor




Fig. 2.1.2: Waveform of the Input Voltage and Current

2.2 BOOST STAGE

First, consider the boost stage converter. Assume that the bus capacitor is large enough so that the voltage across the bus capacitor is stable in one cycle of an ac source. Given the inductor size Lin, the designed bus

capacitor voltage $V_{
m bus}$, and the ac source voltage $V_{
m ac}$, the waveforms of the input current and voltage can be determined as in Fig. 2.1.2. The average input current can be derived from (1) and (2)

$$i_{avg}(t) = \frac{V_{in}(t)T_{sw}}{8L_{in}} \left(\frac{V_{CBUS}}{V_{chus} - V_{in}(t)}\right) \dots (4)$$

$$P_{boost} == \frac{\int_0^{T_{sw}} i_{avg}(t) V_{in}(t) dt}{T_{sw}} \dots (5)$$
 where T_{sw} is the switching cycle. Then, the input power can

be derived from the input voltage multiplied by the input current where $V_{\rm ac}$ is the amplitude of the ac input voltage.

Equation (5) shows an important fact that the input power is inversely proportional to the operating frequency since $V_{\rm ac}(t)$ is given and $i_{\rm avg}(t)$ in (4) is inversely proportional to the operating frequency.




Fig.2.2.1: Equivalent Circuit Of LLC Resonant Circuit (a). Secondary Sides Diodes Turn On (b). Secondary Sides Diodes Turn Off




Fig.2.2.2: waveform of ideal LLC converter $(f_{sw} > f_r)$ 2.3. LLC CONVERTER STAGE

In this section, the goal is to find out the relationship between the operating frequency and the output power of the LLC converter. The previous works in [8]-[10] on a single-stage LLC converter did not derive the closed form of the LLC stage because of two major

First, the transient analysis is too complex. In a resonant circuit, the resonant current can be derived by the given driven source and loading condition. In the case of the *LLC* converter . the input voltage is a square waveform, and the output is a rectifier which behaves like a constant voltage load and behaves like an open circuit when two diodes are all reverse biased. The waveforms of the LLC converter are shown in Fig.2.1.2, where the operating frequency is larger than the resonant frequency in Fig.2.2.1 and the operating frequency is smaller than the resonant frequency. The primary side resonant current $i_n(t)$ can be substituted into the following equation to get the output power of the *LLC* converter:

$$P_{LLC} = \frac{E_{out}}{\frac{T_{sw}}{2}} = \frac{2\int_{t_0}^{t_1} V_0(i_P(t)i_m(t)) dt}{T_{sw}} \quad \dots (6)$$

where E_{out} is the output energy in a half period and $(i_p(t) - i_m(t))$ is the shadow area in Fig.2.2.2. However, the resonant current derivation is too complex which makes transient not suitable for system analysis.




Fig .2.3.1 : Voltage Gain Versus Normalized Operating Frequency




Fig .2.3.2: Voltage Gain of the LLC Converter

The second consideration is that, in a dc/dc converter, the load is not constant, which may affect the system output power behaviors. However, since the system is frequency controlled, the frequency varies with loading condition so that there could be found load impedance corresponding to a given operating frequency. Fig. 9 explains the concept. In a dc/dc converter, the operating frequency varies with loading condition. When the load moves from load B to loadA, the operating frequency shifts from f_1 to f_2 correspondingly. That is, given a voltage gain and an operating frequency, corresponding load impedance can be found.

AC equivalent analysis helps to find out the corresponding load impedance. Fig .2.3.2 shows a typical ac circuit analysis. The system is divided into three parts, and the voltage gain is calculated separately.

The gain can be gotten as

$$M_{v} = \frac{V_{0}}{V_{bus}} = M_{vb} M_{vr} M_{vi} = \frac{V_{i}}{V_{bus}} \frac{V_{ri}}{V_{i}} \frac{V_{0}}{V_{ri}}$$

$$= \frac{\sqrt{2}}{\pi} \frac{1}{\sqrt{(1+A)^{2\left[1-\left(\frac{\omega_{0}}{\omega}\right)^{2}\right] + \frac{1}{Q_{L}}\left(\frac{\omega}{\omega_{0}}\frac{A}{A+1} - \frac{\omega_{0}}{\omega}\right)^{2}b^{2}}} \frac{\sqrt{2}}{\pi N}$$
 (7)

where ω_o is the corner frequency $\frac{1}{\sqrt{L_rC_r}}A$ is the ratio of the leakage inductor to the magnetic inductor $\frac{L_r}{L_m}$, and Q_r is the loaded quality factor at the corner frequency

$$Q_{L} = \frac{\pi^{2} n^{2} R_{L}}{8} \sqrt{\frac{C_{r}}{(L_{r} + L_{m})}} \dots (8)$$




Fig.2.3.3 : PLLC versus frequency $(f_{sw} > f_r)$ Combining (7) and (8), the corresponding impedance *RL* can be derived.

Since the load impedance is gotten, the output power of the *LLC* converter can be derived easily as

$$P_{LLC} = \frac{{V_0}^2}{R_L} \dots (9)$$

Substituting RL into (9), the output power of the LLC converter is

Fig.2.3.4 helps to realize the equation. The voltage gain is set to half of the gain at resonant frequency *G*fr (the voltage gain at resonant frequency is constant under varied loading condition). The larger magnetic inductor *Lm* brings a flatter curve in the figure. The output power decreases when the operating frequency is lower than the resonant frequency. That is because the calculated corresponding impedance increases when the operating frequency decreases.

To have the same curve trend as the boost stage (output power increase with operating frequency) below resonant frequency, the voltage gain has to be set larger than Gfr. In Fig.2.3.2, the voltage gain is set to 1.1Gfr. When the frequency is around resonant frequency, no load impedance corresponding to the operating frequency could be found because no loading condition can reach 1.1Gfr around resonant frequency. Therefore, the output power reduced to zero in Fig.2.3.5




Fig.2.3.4: PLLC versus frequency (fsw < fr)




Fig.2.3.5: Simulation Model

In this paper, circuit simulation helps to find out the exact design parameters since there are errors between linear ac analysis and real circuit behaviors. Fig.2.3.5 shows the used simulation circuit. The load is replaced by a constant voltage source.




Fig.2.3.6: output power simulation (fsw < fr)

In Fig.2.3.6 are the simulation results which show the relationship between output power and frequency when the switching frequency $f_{\rm sw}$ is less than the resonant frequency f_r . In the period where the curve slope is negative, the input impedance of the *LLC* converter is inductive, and the ZVS can be achieved. The curve slope can be tuned by modifying the ratio of the magnetic inductor to the leakage inductor. In Fig. 9, Cr and Lr are given as $0.1~\mu{\rm F}$ and $250~\mu{\rm H}$, respectively, and the magnetic inductor varies from 1000 to $4000~\mu{\rm H}$.

<u>www.ijmer.com</u> Vol.2, Issue.5, Sep-Oct. 2012 pp-3693-3698 ISSN: 2249-6645

Fig.2.3.7 shows the relationship between output power and frequency (fsw > fr). Larger Lm let the curve more flat. It helps to match the curve of the boost stage. The ratio of Cr to Lr is modified by doubling Cr and decreasing Lr by half in Fig. 15, which shows that the relationship between the output power and system switching frequency is the same except that Pout is doubled. That means that the power transferred into the system load doubles as the ratio of Cr to Lr doubles. Therefore, the system output power can be decided by modifying the ratio of Cr to Lr




Fig.2.3.8: output power simulation (fsw > fr)




Fig.2.3.9: output power simulation after modifying the ratio of inductor to capacitor (fsw > fr)

III. LLC RESONANT CONVERTER

Three traditional resonant topologies were analyzed in above part. From the results, we can see that all of them will see big penalty for wide input range design. High circulating energy and high switching loss will occur at high input voltage. They are not suitable for front end DC/DC application. Although above analysis give us negative results, still we could learn something from it: For a resonant tank, working at its resonant frequency is the most efficient way. This rule applies to SRC and PRC very well. For SPRC, it has two resonant frequencies. Normally, working at its highest resonant frequency will be more efficient. To achieve zero voltage switching, the converter has to work on the negative slope of DC characteristic.




Fig.3.1.2: Dc Characteristics Of LCC Resonant Converter




Fig.3.1.3: Dc Characteristics Of LLC Resonant Converter




Fig.3.1.4: Half Bridge LLC Resonant Converter.

3.1 OPERATION OF LLC RESONANT CONVERTER

The DC characteristic of LLC resonant converter could be divided into ZVS region and ZCS region as shown in Fig.3.1.3.For this converter, there are two resonant frequencies. One is determined by the resonant components Lr and Cr. The other one is determined by Lm, Cr and load condition. As load getting heavier, the resonant frequency will shift to higher frequency. The two resonant frequencies are:

$$f_r 1 = \frac{1}{2.\pi \cdot \sqrt{L_r \cdot C_r}} \qquad \dots (10)$$

$$f_r 2 = \frac{1}{2.\pi \cdot \sqrt{(L_m + L_r) \cdot Cr}}$$
 ...(11)

With this characteristic, for 400V operation, it could be placed at the resonant frequency of fr1, which is a resonant frequency of series resonant tank of Cr and Lr. While input voltage drops, more gain can be achieved with lower switching frequency. With proper choose of resonant tank, the converter could operate within ZVS region for load and line variation.

From above discussion, the DC characteristic of LLC resonant converter could be also divided into three regions according to different mode of operation as shown in Figure 20 Our designed operating regions are region 1 and region 2. Region 3 is ZCS region. The converter should be prevented from entering region 3. In fact, there are many other operating modes for LLC resonant converter as load changes.




Fig.3.1.5: Dc Characteristics of LLC Resonant Converter




Fig.3.1.6: Three Operating Region of LLC Resonant Converter

In region 1, the converter works very similar to SRC. In this region, Lm never resonates with resonant capacitor Cr; it is clamped by output voltage and acts as the load of the series resonant tank. With this passive load,

ISSN: 2249-6645

LLC resonant converter is able to operate at no load condition without the penalty of very high switching frequency. Also, with passive load Lm, ZVS could be ensured for any load condition. Here the operation will not be discussed in detail. There are several other modes of operation for light load condition.

Mode 1 (t0 to t1):

This mode begins when O2 is turned off at t0. At this moment, resonant inductor Lr current is negative; it will flow through body diode of Q1, which creates a ZVS condition for Q1. Gate signal of Q1 should be applied during this mode. When resonant inductor Lr current flow through body diode of Q1, ILr begins to rise, this will force secondary diode D1 conduct and Io begin to increase. Also, from this moment, transformer sees output voltage on the secondary side. Lm is charged with constant voltage.




Fig.3.1.7: Circuit Diagram During Mode 1 In Region *Mode 2 (t1 to t2)*

This mode begins when resonant inductor current ILr becomes positive. Since Q1 is turned on during mode 1, current will flow through MOSFET Q1. During this mode, output rectifier diode D1 conduct. The transformer voltage is clamped at Vo. Lm is linearly charged with output voltage, so it doesn't participate in the resonant during this period. In this mode, the circuit works like a SRC with resonant inductor Lr and resonant capacitor Cr. This mode ends when Lr current is the same as Lm current. Output current reach zero.




Fig.3.1.8: Circuit Diagram during Mode 2 In Region 2 Mode 3 (t2 to t3)

At t2, the two inductor's currents are equal. Output current reach zero. Both output rectifier diodes D1 and D2 is reverse biased. Transformer secondary voltage is lower than output voltage. Output is separated from transformer. During this period, since output is separated from primary, Lm is freed to participate resonant. It will form a resonant tank of Lm in series with Lr resonant with Cr. This mode ends when Q1 is turned off. As can be seen from the waveform, Q1 turn off current at t3 is small compare with peak current. For next half cycle, the operation is same as analyzed above




Fig.3.1.9: Circuit Diagram During Mode 2 In Region 2

IV. DESIGN PROCEDURE

Based on the analysis shown before, a design procedure is presented in the following. A 75-W 110-Vacto-18-Vdc dc/dc converter is taken as a design example.

- 1) First, set the target voltage of the bus capacitor. Chosen in this case for DCM is 390 V.
- 2) Decide the minimum operating frequency. Higher operating frequency brings higher switching loss. Therefore,
- 50 kHz is chosen as the minimum operating frequency.
- Given the bus voltage and the full-load switching frequency, input inductor Lin can be gotten by (4) and (5) as $560 \mu H$.
- 4) Select the resonant frequency of the LLC converter and the ratio of the magnetic inductor to the leakage inductor. To match Pboost and PLLC, the smooth region of the curves in Figs. 11 and 14 is used. The curves are flatter

when the ratio of the leakage inductor to the magnetic inductor is lower. On the other hand, the curves are much flat at the high-frequency region. However, being close to resonant frequency means higher efficiency. Finally, 1.2fr is chosen as the minimum operating frequency of the LLC converter, and the ratio of the magnetic inductor to the leakage inductor is set to eight. Therefore, the resonant frequency can be calculated as 41.6

- 5) Decide the *LLC* series capacitor. The relationship between system power capacity and series capacitor is shown in Figs. 14 and 15. Then, the series capacitor is chosen as $0.1 \mu F$. Then, the leakage inductor can be calculated as $175.2 \mu H$ by the equation
- 6) To avoid operating at extremely high frequency, the system enters burst mode while the operating frequency reaches triple the minimum operating frequency.

TABLE 4.1. Designed Parameters.

Input voltage	110V _{ac}
Output voltage	$18V_{dc}$
Output power	75 W
V _{cbus}	320V
Minimum switching frequency	50kHZ

TABLE 4.2. Component Parameters

5ON
Т

V. SIMULATION RESULTS




Fig.5.1: Ac input voltage Fig.5.2: Rectified half wave dc voltage




Fig.5.3: LLC output voltage




Fig.5.4: Voltage Across Switches




Fig.5.5: Load Voltage

VI. CONCLUSION

Analysis of a single-stage *LLC* converter has been presented in this paper. To stabilize the bus capacitor voltage, the power balance of the boost stage and the *LLC* converter has been investigated, and then, the design procedure has been presented. For verification, a 75-W 110-Vac-to-18-Vdc single-stage converter has been designed and implemented. The bus voltage can be kept around 390 V with a maximum variation of 38 V. The system efficiency can reach 90% while the loading condition is heavier than 20%.

REFERENCES

- [1] G.Moschopoulos and P. Jain, "Single-phase single-stage power-factor corrected converter topologies," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 23–35, Feb. 2005.
- [2] Q. Mei, G. Moschopoulos, H. Pinheiro, and P. Jain, "Analysis and design of a single stage power factor corrected full-bridge converter," in *Proc. Appl. Power Electron. Conf. Expo.*, Mar. 1999, pp. 119–125.
- [3] F. Zhang and C. Gong, "A new control strategy of single-stage flyback inverter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3169–3173, Aug. 2009.
- [4] Y.-M. Liu and L.-K. Chang, "Single-stage soft-switching AC–DC converter with input-current shaping for universal line applications," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 467–479, Feb. 2009.
- [5] S.Moo, K. H. Lee, H. L. Cheng, and W.M. Chen, "A single-stage highpower- factor electronic ballast with ZVS buck-boost conversion," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1136–1146, Apr. 2009.
- [6] L. Yan and G. Moschopoulos, "A single-stage AC-DC forward converter with input power factor correction and

- reduced DC bus voltage," in *Proc. Telecommun. Energy Conf.*, Oct. 2003, pp. 132–139.
- [7] P. Das, S. Li, and G. Moschopoulos, "An improved AC–DC singlestage full-bridge converter with reduced DC bus volt," *IEEE Trans. Ind. Electron.*, vol. 56, no. 12, pp. 4882–4893, Dec. 2009.
- [8] M. S. Agamy and P. K. Jain, "A three-level resonant single-stage power factor correction converter: Analysis, design, and implementation," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2095–2107, Jun. 2009.
- [9] D. D.-C. Lu, H. H.-C. Iu, and V. Pjevalica, "Single-stage AC/DC boost– forward converter with high power factor and regulated bus and output voltages," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2128–2132, Jun. 2009.
- [10] C. M. Lai, R. C. Lee, T.W.Wang, and K. K. Shyu, "Design and implementation of a single-stage LLC resonant converter with high power factor," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 2007, pp. 455–460.
- [11] B. C. Kim, K. B. Park, C. E. Kim, B. H. Lee, and G. W. Moon, "LLC resonant converter with adaptive link-voltage variation for a high-powerdensity adapter," *IEEE Trans. Ind. Electron.*, vol. 25, no. 9, pp. 2248–2252, Sep. 2010.
- [12] STMicroelectronics, Application Note LLC Resonant Half-Bridge Converter Design Guideline, Mar. 2007.
- [13] F. Dianbo, K. Pengju, W. Shuo, F. C. Lee, and X. Ming, "Analysis and suppression of conducted EMI emissions for front-end LLC resonant DC/DC converters," in *Proc. Power Electron. Spec. Conf.*, Jun. 2008, pp. 1144–1150.



1. P.Ganesh was born in Tamil Nadu, India, on November 24, 1988. He was received the B.E. Degree in Electrical and Electronics engineering Branch from Sri

Subramanya College of Engineering and Technology, Palani, Tamilnadu in 2010. He is currently pursuing the M.E. Degree in Power Electronics and Drives at Sri Subramanya College of Engineering and Technology, Palani, Affiliated to Anna University Chennai, India. His research topics include power electronics application to power system, power quality, special electrical machines and power electronics.



2. T. Manokaran was born in Tamil Nadu, India, on July 19 1974. He received the A.M.I.E. and M.E. degrees in electrical engineering Branch from Government

College of Technology, Coimbatore, India. in 2006 currently, he is pursuing the Ph.D. degree at Anna University of Technology Madurai, Madurai, India. His research topics include power electronics application to power system, power quality, special electrical machines and power electronics. He is currently working as associate professor in Electrical and Electronics Engineering Department at Sri Subramanya College of Engg Technology, Palani Dindigul (Dt) Affiliated to Anna University, Chennai, Tamilnadu, India.

www.ijmer.com 3698 | Page