8080A/Am9080A

8-Bit Microprocessor

DISTINCTIVE CHARACTERISTICS

- High-speed version with 1.3 µsec instruction cycle
- Military temperature range operation to 1.5 usec
- Ion-implanted, n-channel, silicon-gate MOS technology
- . 3.2mA of output drive at 0.4V (two full TTL loads)
- 700mV of high, 400mV of low level noise immunity
- 820mW maximum power dissipation at ±5% power

GENERAL DESCRIPTION


The 8080A products are complete, general-purpose, singlechip digital processors. They are fixed instruction set, parallel, 8-bit units fabricated with Advanced N-Channel Silicon Gate MOS technology. When combined with external memory and peripheral devices, powerful microcomputer systems are formed. The 8080A may be used to perform a wide variety of operations, ranging from complex arithmetic calculations to character handling to bit control. Several versions are available offering a range of performance options.

The processor has a 16-bit address bus that may be used to directly address up to 64K bytes of memory. The memory may be any combination of read/write and read-only. Data are transferred into or out of the processor on a bidirectional 8-bit data bus that is separate from the address lines. The data bus transfers instructions, data and status information between system devices. All transfers are handled using asynchronous handshaking controls so that any speed memory or I/O device is easily accommodated.

An accumulator plus six general registers are available to the programmer. The six registers are each 8 bits long and may be used singly or in pairs for both 8- and 16-bit operations. The accumulator forms the primary working register and is the destination for many of the arithmetic and logic operations.

A general purpose push-down stack is an important part of the processor architecture. The contents of the stack reside in R/W memory and the control logic, including a 16bit stack pointer, is located on the processor chip. Subroutine call and return instructions automatically use the stack to store and retrieve the contents of the program counter. Push and Pop instructions allow direct use of the stack for storing operands, passing parameters and saving the machine state.

BLOCK DIAGRAM




Publication # 04123

<u>Amendment</u>

Issue Date: May 1987

CONNECTION DIAGRAM Top View DIPs




Note: Pin 1 is marked for orientation.

ORDERING INFORMATION - 8080A

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Temperature Range

- b. Package Type
- c. Device Number
- d. Speed Option
- e. Optional Processing



Valid Combinations					
	8080A				
	8080A-2				
P. D	8080A-1				
F, D	8080AB				
	8080A-2B				
	8080A-1B				
tD	8080AB				
ID	8080A-2B				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

*This device is also available in Military temperature range. See MOS Microprocessors and Peripherals Handbook (Order #09275A/0) for electrical performance characteristics.

ORDERING INFORMATION - Am9080A

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations						
AM9080A	PC, DC,					
AM9080A-2	DCB, DIB					
AM9080A-1						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

*This device is also available in Military temperature range. See MOS Microprocessors and Peripherals Handbook (Order #09275A/0) for electrical performance characteristics.

PIN DESCRIPTION

TYPE	PINS	ABBREVIATION	SIGNAL
INPUT	1	V _{SS}	Ground
INPUT	3	V _{DD} , V _{CC} , V _{BB}	+12V, +5V, -5V Supplies
INPUT	2	φ ₁ , φ ₂	Clocks
INPUT	1	RESET	Reset
INPUT	1	HOLD	Hold
INPUT	1	INT	Interrupt
INPUT	1	READY	Ready
IN/OUT	8	D ₀ -D ₇	Data Bus
OUTPUT	16	A ₀ -A ₁₅	Address
OUTPUT	1	INTE	Interrupt Enable
OUTPUT	1	DBIN	Data Bus In Control
OUTPUT	1	WR	Write Not
OUTPUT	1	SYNC	Cycle Synchronization
OUTPUT	1	HLDA	Hold Acknowledge
OUTPUT	1	WAIT	Wait

Pin No.	Names	1/0	Description
22, 15	φ ₁ , φ ₂	1	The Clock inputs provide basic timing generation for all internal operations. They are non-overlapping two phase, high level signals. All other inputs to the processor are TTL compatible.
12	RESET	ı	The Reset input initializes the processor by clearing the program counter, the instruction register, the interrupt enable flip-flop and the hold acknowledge flip-flop. The Reset signal should be active for at least three clock periods. The general registers are not cleared.
13	HOLD	1	The Hold input allows an external signal to cause the processer to relinquish control over the address lines and the data bus. When Hold goes active, the processor completes its current operation, activates the HLDA output, and puts the 3-state address and data lines into their high-impedance state. The Holding device can then utilize the address and data busses without interference.
23	READY	ı	The Ready input synchronizes the processor with external units. When Ready is absent, indicating the external operation is not complete, the processor will enter the Wait state. It will remain in the Wait state until the clock cycle, following the appearance of Ready.
14	INT	1	The Interrupt input signal provides a mechanism for external devices to modify the instruction flow of the program in progress. Interrupt requests are handled efficiently with the vectored interrupt procedure and the general purpose stack. Interrupt processing is described in more detail on the next page.
10-7, 3-6	D ₀ -D ₇	1/0	The Data Bus is comprised of 8 bidirectional signal lines for transferring data, instructions and status information between the processor and all external units.
25-27, 29-35, 1, 40, 37-39, 36	A ₀ -A ₁₅	0	The Address Bus is comprised of 16 output signal lines used to address memory and peripheral devices.
19	SYNC	0	The Sync output indicates the start of each processor cycle and the presence of processor status information on the data bus.
17	DBIN	0	The Data Bus in output signal indicates that the bidirectional data bus is in the input mode and incoming data may be gated onto the Data Bus.
24	WAIT	0	The Wait output indicates that the processor has entered the Wait state and is prepared to accept a Ready from the current external operation.
18	WR	0	The Write output indicates the validity of output on the data bus during a write operation.
21	HLDA	0	The Hold Acknowledge output signal is a response to a Hold input. It indicates that processor activity has been suspended and the Address and Data Bus signals will enter their high-impedance state.
16	INTE	0	The Interrupt Enable output signal shows the status of the interrupt enable flip-flop, indicating whether or not the processor will accept interrupts.

8080A/Am9080A INSTRUCTION SET

The instructions executed by the 8080A are variable length and may be one, two or three bytes long. The length is determined by the nature of the operation being performed and the addressing mode being used.

The instruction summary shows the number of successive memory bytes occupied by each instruction, the number of clock cycles required for the execution of the instruction, the binary coding of the first byte of each instruction, the mnemonic coding used by assemblers and a brief description of each operation. Some branch-type instructions have two execution times depending on whether the conditional branch is taken or not. Some fields in the binary code are labeled with alphabetic abbreviations. That shown as vvv is the address pointer used in the one-byte Call instruction (RST). Those shown as ddd or sss designate destination and source register fields that may be filled as follows:

111 A register 000 B register

001 C register 010 D register

011 E register

100 H register

101 L register

110 Memory


The register diagram shows the internal registers that are directly available to the programmer. The accumulator is the primary working register for the processor and is a specified or implied operand in many instructions. All I/O operations take place via the accumulator. Registers H, L, D, E, B and C may be used singly or in the indicated pairs. The H and L pair is the implied address pointer for many instructions.

The Flag register stores the program status bits used by the conditional branch instructions: carry, zero, sign and parity. The fifth flag bit is the intermediate carry bit. The flags and the accumulator can be stored on or retrieved from the stack with a single instruction. Bit positions in the flag register when pushed onto the stack (PUSH PSW) are:

7	6	5	4	3	2	1	0
S	Z	0	CY1	0	Р	1	CY2

Where S = sign, Z = zero, CY1 = intermediate carry, P = parity, CY2 = carry.

REGISTER DIAGRAM



During Sync time at the beginning of each instruction cycle, the data bus contains operation status information that describes the machine cycle being executed. Positions for the status bits are:

7	6	5	4	3	2	1	0
MEMR	INP	M1	OUT	HLTA	STK	wo	INTA

STATUS DEFINITION:

INTA Interrupt Acknowledge. Occurs in response to an interrupt input and indicates that the processor will be ready for an interrupt instruction on the data bus when DBIN goes true.

WO Write or Output indicated when signal is LOW. When HIGH, a Read or Input will occur.

STK Stack indicates that the content of the stack pointer is on the address bus.

HLTA Halt Acknowledge.

OUT Output instruction is being executed.

M1 First instruction byte is being fetched.

INP Input instruction is being executed.

MEMR Memory Read operation.

INTERRUPT PROCESSING

When the processor interrupt mechanism is enabled (INTE = 1), interrupt signals from external devices will be recognized unless the processor is in the Hold State. In handling an interrupt, the processor will complete the execution of the current instruction, disable further interrupts and respond with INTA status instead of executing the next sequential instruction in the interrupted program.

The interrupting device should supply an instruction opcode to the processor during the next DBIN time after INTA status appears.

Any opcode may be used except XTHL. If the instruction supplied is a single byte instruction, it will be executed. (The usual single byte instruction utilized is RST.) If the interrupt instruction is two or three bytes long, the next one or two processor cycles, as indicated by the DBIN signal, should be used by the external device to supply the succeeding byte(s) of the interrupt instruction. Note that INTA status from the processor is not present during these operations.

If the interrupt instruction is not some form of CALL, it is executed normally by the processor except that the Program Counter is not incremented. The next instruction in the interrupted program is then fetched and executed. Notice that the interrupt mechanism must be re-enabled by the processor before another interrupt can occur.

If the interrupt instruction is some form of CALL, it is executed normally. The Program Counter is stored and control transferred to the interrupt service subroutine. The routine has responsibility for saving and restoring the machine state and for re-enabling interrupts if desired. When the interrupt service is complete, a RETURN instruction will transfer control back to the interrupted program.

DATA TRANSFER				INSTRUCTION	SET SUMMA	RY			
ARTHMETIC	Op Code R 7 6 5 4 3 2 1 0 I	io. of Clock Bytes Cycle	Assembly Mnemonic						
STACK OPERATIONS	DATA TRANSFE 0 1 1 1 0 8 s s 0 1 1 1 0 8 s s 0 1 1 1 0 8 s s 0 1 1 1 0 1 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 1 0	1 5 1 7 1 7 2 7 2 10 3 13 1 7 1 7 3 16 6 3 10 3 10 3 10 3 10 3 10 3 10 3 10 5 10 5 10 5 10 7 1 7	MOVY, r MOVM, r MOVY, m MVI, r MVI, m LDAX B LDAX D LHLD LXI B LXI B LXI SP SHLD STA STAX B STAX D SPHL XCHG XTHL	Move register to memory Move memory to register Move to register: immediate Move to memory, immediate Load Acc, indirect via B & C Load Acc, indirect via D & E Load H & L, direct Load B & C, immediate Load B & E, immediate Load B & E, immediate Load B & C, immediate Load stack pointer, immediate Store H&L, direct Store Acc, direct Store Acc, indirect via B & C Store Acc, indirect via D & E Transfer H & L to stack pointer, immediate Store Acc, indirect via D & E Store Acc, indirect	10000ss 10001ss 10000110 10001110 110001110 110001110 000011001 00011001 00101001 10011ss 100101ss 100101ss 100101ss	1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 2 2 2	4 7 7 7 7 7 10 10 10 10 10 10 7 7 7	ADCr ADDm ADCm ADI ACI DAD B DAD D DAD H DAD SP SUBr SBBr SUBm SBBm	Add with carry register to Acc Add memory to Acc Add with carry memory to Acc Add with carry memory to Acc Add to Acc, immediate Add with carry to Acc, immediate Double add B & C to H & L Double add B & C to H & L Double add B & C to H & L Double add B & C to H & L Double add Stack pointer to H & L Subtract register from Acc Subtract with borrow register from Acc Subtract with borrow memory from Acc Subtract from Acc, immediate Subtract with borrow from Acc, immediate Subtract with borrow from Acc, immediate Subtract memory from Acc, immediate Subtract memory from Acc, immediate Subtract memory from Acc, immediate
Second Column	CONTROL 0 1 1 1 0 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1	1 7 1 4 1 4 1 4 1 4	HLT STC CMC EI DI	Output from Acc Halt and enter wait state Set carry flag Complement carry flag Enable interrupts Disable interrupts	1 1 0 0 0 1 0 1 1 1 1 0 1 0 1 0 1 1 1 1 1	1 1 1 1 1	11 11 11 10 10	PUSH D PUSH H PUSH PSW POP B POP D POP H	Pop registers B & C off stack Pop registers D & E off stack Pop registers H & L off stack
1 10 10 10 10 10 11 15 RZ Return on zero Return on positive Return on	1 1 0 0 0 0 1 1 1 1 1 0 1 1 0 1 0 1 1 0 1 1 0 1 0	3 10 3 10 3 10 3 10 3 10 3 10 3 10 3 10	JC JNC JZ JNZ JP JM JPB JPO GALL 1 CC CNC 1 CNC 1 CNC 1 CNZ 1 CNZ 1 CPE	Jump on carry Jump on no carry Jump on no carry Jump on not zero Jump on positive Jump on parity even Jump on parity odd Call unconditionally Call on carry Call on carry Call on zero Call on positive Call on minus Call on minus Call on minus Call on parity even	10100sss 10100110 11100150 101011015ss 10110110110 10110sss 101101110 10110sss 10110110	1 2 1 1 2 2 1 1 1 1 1 1	7 7 4 7 7 7 4 7 7 7 4 4 4 4 4 4	ANA m ANI XRA r XRA m XRI ORA r ORA r ORA m ORI CMP r CMP m CPI CMA RLC RRC RAL	And memory with Acc And with Acc, immediate Exclusive or register with Acc Exclusive Or memory with Acc Exclusive Or with Acc, immediate Inclusive Or register with Acc Inclusive Or memory with Acc Inclusive Or with Acc, immediate Compare register with Acc Compare memory with Acc Compare memory with Acc Compare with Acc, immediate Compliment Acc, immediate Rotate Acc left
· •	1 1 0 0 1 0 0 0 1 1 0 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1	1 11-5 1 11-5 1 11-5 1 11-5 1 11-5 1 5	RZ RNZ RP RM RPE RPO PCHL	Return on zero Return on not zero Return on positive Return on minus Return on parity even Return on parity odd Jump unconditionally, indirect via H & L	0 0 d d d 1 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 0 0 1 1 0 1 0	0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 10 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	INR m INX B INX D INX H INX SP DCR r DCR m DCX B DCX D DCX H	Increment memory Increment extended B & C Increment extended D & E Increment extended H & L Increment stack pointer Decrement register Decrement memory Decrement extended B & C Decrement extended D & E Decrement extended H & L

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to	; +	150°C
All Input or Output Voltages		
With Respect to VBB0.3V	to	+20V
VCC, VDD and VSS With		
Respect to V _{BB} 0.3V	to	+20V
Power Dissination		1.5W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices		
Temperature (T _A)	0 to -	+ 70°C
Supply Voltage (VCC)	5V	±5%
(V _{BB})	5V	±5%
(V _{DD})	12V	±5%
Industrial (i) Devices		
Temperature (TA)4	0 to -	+85°C
Supply Voltage (VCC)	5V	±5%
(V _{BB})	5V	±5%
(V _{DD})	12V	±5%

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.


DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameter						
	Description	Test Conditions	Min	Тур	Max	Units
V _{ILC}	Clock Input Low Voltage		V _{SS} - 1		V _{SS} + 0.8A	V
VIHC	Clock Input High Voltage		9.0		V _{DD} +1	٧
VIL	Input Low Voltage	1	V _{SS} - 1		V _{SS} + 0.8	٧
V _{IH}	Input High Voltage		3.3		V _{CC} + 1	٧
VOL	Output Low Voltage	I _{OL} = 1.9mA on all outputs,			0.45	٧
Voн	Output High Voltage	i _{OH} = -150μA.	3.7			V
IDD(AV)	Avg. Power Supply Current (V _{DD})	operation		40	70	mA
ICC(AV)	Avg. Power Supply Current (V _{CC})	T _{CY} = .48μsec		60	80	mA
I _{BB(AV)}	Avg. Power Supply Current (VBB)			0.01	1.0	mA
l _{IL}	Input Leakage	V _{SS} ≤ V _{IN} ≤ V _{CC}			±10	μΑ
ICL	Clock Leakage	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}			±10	μΑ
IDL	Data Bus Leakage in Input Mode	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			-100 -2.0	μA mA
IFL	Address and Data Bus Leakage During HOLD	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V			+10 -100	μA

CAPACITANCE $(T_A = 25^{\circ}C, V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V)$

Parameters	Description	Test Conditions	Тур.	Max.	Units
Cφ	Clock Capacitance	f _c = 1 MHz	17	25	pf
CIN	Input Capacitance	Unmeasured Pins	6	10	pf
Cout	Output Capacitance	Returned to Vss	10	20	pf


1. The RESET signal must be active for a minimum of 3 clock cycles . 2. Δl supply / $\Delta T_A = -0.45\%/^{\circ}C.$



OP001690

Typical Supply Current vs. Temperature, Normalized [2]

SWITCHING TEST LOAD CIRCUIT



C_L = 100pF C_L INCLUDES JIG CAPACITANCE

WF007450


SWITCHING TEST INPUT/OUTPUT WAVEFORM

Parameters	Description .	T 0 1111	l		-1	-1	-2	-2	
	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Uni
t _{CY} [3]	Clock Period		0.48	2.0	0.32	2.0	0.38	2.0	μse
t _r , t _f	Clock Rise and Fall Time		0	50	0	25	0	50	nse
t _{ø1}	φ ₁ Pulse Width	ļ	60		50		60		nse
tφ2	φ ₂ Pulse Width		220		145		175		nse
t _{D1}	Delay φ ₁ to φ ₂		0		0		0		nsec
t _{D2}	Delay φ ₂ to φ ₁		70		60		70		nsec
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges]	80		60		70		nsec
t _{DA}	Address Output Delay From ϕ_2]]		200		150		175	nsec
t _{DD}	Data Output Delay From ϕ_2	_ C _L = 100pF		200		180		200	nsec
t _{DC}	Signal Output Delay From ϕ_1 or ϕ_2 (SYNC, WR, WAIT, HLDA)	- C _L = 100pF - C _L = 50pF		120		110		120	nsec
t _{OF}	DBIN Delay From ϕ_2	1 」	25	140	25	130	25	140	nsec
t _{DI} [1]	Delay for Input Bus to Enter Input Mode	_		tDF		tor	$\overline{}$	t _{DE}	пѕес
t _{DS1}	Data Set-up Time During ϕ_1 and DBIN		30		10	<u> </u>	20		nsec
t _{DS2}	Data Set-up Time to \$\phi_2\$ During DBIN		150		120		130		nsec
t _{DH} [1]	Data Hold time From ¢2 During DBIN		[1]		[1]		[1]		nsec
t _{IE}	INTE Output Delay From ϕ_2	C _L = 50 pF		200		200		200	nsec
tas	READY Set-up Time During \$\phi_2\$		120		90		90		nsec
ths	HOLD Set-up Time to ϕ_2		140		120		120		nsec
tis	INT Set-up Time During \$\phi_2\$	i	120		100		100		nsec
tн	Hold Time From ϕ_2 (READY, INT, HOLD)		0		0		0		nsec
t _{FD}	Delay to Float During Hold (Address and Data Bus)			120		120	\neg	120	nsec
law	Address Stable Prior to WR	ן	[5]		[5]		[5]		nsec
DW	Output Data Stable Prior to WR		[6]		[6]		[6]		nsec
wD	Output Data Stable From WR	C _L = 100pF: Address, Data C _L = 50pF: WR, HLDA, DBIN	[7]		[7]		[7]		nsec
lwa .	Address Stable From WR		[7]		[7]		[7]		nsec
HF	HLDA to Float Delay		[8]		[8]	\dashv	[8]	_	nsec
WF	WR to Float Delay		[9]		[9]	\dashv	[9]	-	nsec
ан	Address Hold Time After DBIN during HLDA		-20	-	-20		-20		nsec

Notes: (Parenthesis gives -1, -2 specifications, respectively)


- Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. t_{DH} = 50 ns or t_{DF}, whichever is less.
- 2. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} \ge 480 \text{ ns}$ (-1:320 ns, -2:380 ns).

TYPICAL A OUTPUT DELAY VS. A CAPACITANCE



- The following are relevant when interfacing the 8080A to devices having V_{IH} = 3.3V:
 - a) Maximum output rise time from .8V to 3.3V = 100ns @ C_L = SPEC.


- b) Output delay when measured to 3.0V = SPEC + 60ns @ C_L = SPEC.
- c) If C_L = SPEC, add .6ns/pF if C_L > C_{SPEC}, subtract .3ns/pF (from modified delay) if C_L < C_{SPEC}.
- 4. $t_{AW} = 2t_{CY} t_{D3} t_{r\phi2} 140$ ns (-1:110 ns, -2:130 ns).
- 5. $t_{DW} = t_{CY} t_{D3} t_{r\phi2} 170 \text{ ns } (-1.150 \text{ ns, } -2.170 \text{ ns}).$
- 6. If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$ ns. If HLDA, $t_{WD} = t_{WA} = t_{WF}$.
- 7. $t_{HF} = t_{D3} + t_{r\phi2} 50$ ns).
- 8. $t_{WF} = t_{D3} + t_{r\phi2} 10$ ns.
- Data in must be stable for this period during DBIN T₃. Both t_{DS1} and t_{DS2} must be satisfied.
- Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
- 11. Hold signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₃, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- This timing diagram shows timing relationships only;
 it does not represent any specific machine cycle.



CLOCK SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Am9080A-1, 8080A-1		Am9080A-2, 8080A-2		Am9080A, 8080A		
		Min	Max	Min	Max	Min	Max	Units
tcy	Clock Period	320	2000	380	2000	480	2000	ns
t _r , t _f	Clock Transition Times	0	25	0	50	0	50	ns
t _Ø 1	Clock φ1 Pulse Width	50		60		60		ns
t _{Ø2}	Clock φ2 Pulse Width	145		175		220		ns
t _{D1}	φ1 to φ2 Offset	0		0		0		ns
t _{D2}	φ2 to φ1 Offset	60		70		70		ns
t _{D3}	φ1 to φ2 Delay	60		70		80		ns

CLOCK WAVEFORM DETAIL



 $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1}$