#### LogicGreen Technologies Co., LTD

#### Functional Overview

#### z High performance and low power consumption 8 Bit LGT8XMKernel

#### z advanced RISC Framework

131 Instructions,80%The above is a single cycle execution

32x8 General working register

32MHz Up to when working 32MIPS Execution efficiency

Internal single cycle multiplier (8x8)

#### z Non-volatile program and data storage space

32Kbytes On-chip online programming FLASH Program memory

#### 2Kbytes Internal data SRAM

Programmable E2PROMAnalog interface, support byte access

Brand new program encryption algorithm to ensure user code security

#### z Peripheral Controller

Two with independent prescaler 8 Bit timer, support compare output mode

Two with independent prescaler 16 Bit timer, support input capture and compare output

internal 32KHz Can be calibrated **RC** Oscillator realizes real-time counter function

Can support up to 9 road PWMOutput, three groups of complementary programmable dead zone control

12 aisle 12 Bit high-speed analog-to-digital converter (ADC)

- Optional internal and external reference voltage
- Programmable gain (X1/8/16/32)Differential amplifier input channel
- automatic threshold voltage monitoring mode

Two analog comparators (AC), Support comes from ADC Expansion of input channels

internal 1.024V/2.048V/4.096V  $\pm 1\%$ Calibrable reference voltage source

One 8 Bit programmable **DAC**, Can be used to generate a reference voltage

source programmable watchdog timer (WDT)

 $Programmable \ synchronous/asynchronous \ serial \ interface \ (\textbf{USART/SPI})$ 

Synchronous Peripheral Interface (SPI), Programmable master/slave working

mode two-wire serial interface (TWI), compatible I2C Master-slave mode

16 Bit digital operation acceleration unit (DSC), Supports direct 16 Bit data access

#### z Special processor function

SWD Two-wire on-chip debugging/mass production interface

External interrupt source and I/O Interrupt-on-change support

 $Built-in\ power-on\ reset\ circuit\ (\textbf{POR})\ And\ programmable\ low-voltage\ detection\ circuit\ (\textbf{LVD})\ Built-in\ power-on\ reset\ circuit\ (\textbf{LVD})\ Buil$ 

in 1%Can be calibrated 32MHz RC Oscillator, support frequency multiplication output built-in 1% Can be calibrated 32KHz RC Oscillator external support 32.768KHz as well as 400K-32MHz

can be cambrated 521112 the obtained external support 5217 contribute as near as 10011 5211111

Crystal input

6x High current push-pull drive IO, Support high speed PWMapplication

# Logic reen

# 8-bit LGT8XM

RISC Microcontroller with In-System Programmable FLASH Memory

*LGT8F88P LGT8F168P* 

LGT8F328P

Data book Version 1.0.5

Application field

Home appliances

Motor drive

Automatic control

z I/O And package:QFP48/32L, SSOP20L


z Lowest power consumption: 1uA@3.3V

#### z working environment

Operating Voltage:  $1.8V \sim 5.5V$  working frequency:  $0 \sim 32MHz$  Operating temperature: -40C


~ +85C HBM ESD:> 4KV


# system framework




Module name	Module function			
SWD	Debug module, at the same time realize online debugging and ISP Features			
LGT8X	8bit high performance RISC Kernel data			
E2PCTL	FLASH Access interface controller			
PMU	Power consumption management module, responsible for managing the transition between the working states of the system.			
PORTB/C/D/E/F	Universal programmable input and output ports			
DSC	16 Bit digital operation acceleration unit			
ADC	8 aisle 12 Bit analog to digital converter			
DAP	Programmable gain differential amplifier			
IVREF	1.024V/2.048V/4.096V Internal reference			
AC0/1	analog comparator			
TMR0/1/2/3	8/16 Bit timer/counter,PWMController			
WDT	watchdog reset module			
SPI M/S	Master-slave SPI Controller			
TWI M/S	Master-slave two-wire interface controller, compatible I2C protocol			
USART	Synchronous/asynchronous serial transceiver			
DAC	8 Digital-to-analog converter			

#### Package definition







# Pin description

LGT8FX8P In the series package,QFP48L The package leads to all pins. Other packages are inQFP48 Multiple internal I/O Generated by binding to a pin. Pay special attention when configuring the pin direction. The following table lists the binding of various package pins:

QFP48	QFP32	SSOP20	Function Description
			PD3/INT1/OC2B*
04	04		PD3: Programmable port D3
01	01		INT1: External interrupt input 1
			OC2B: Timer 2 Compare match output B
		03	PD4/DAO/T0/XCK
			PD4: Programmable port D4
02	02		DAO: internal DAC Output
			T0: Timer0 External clock input
			XCK: USART Synchronous transmission clock
			PE4/0C0A*
03	03	-	PE4: Programmable port E4
			OC0A: Timer 0 Compare match output A
			PF3/OC3C/OC0B*
04			PF3: Programmable port F3
04	-	-	OC3C: Timer 3 Compare match output C
			OC0B: Timer 0 Compare match output B
			PF4/OC1B*/ICP3
05	02		PF4: Programmable port F4
05	03	03	OC1B: Timer 1 Compare match output
			B ICP3: Timer 3 Capture input
06	04	04	VCC
07	05	05	GND
			PE5/AC1O/CLKO*
00			PE5: Programmable port E5
08		-	C1O: Analog comparator AC1 Output
	06		CLKO: System clock output
			PF5/OC1A*
09		06	PF5: Programmable port F5
			OC1A: Timer 1 Compare match output
			A PF6/T3/OC2A*
10	_		PF6: Programmable port F6
10	-	_	T3: Timer 3 External clock input
			OC2A: Timer 2 Compare match output
			A PB6/XTALO
11	07	06	PB6: Programmable port B6
			XTALO: Crystal oscillator IO Output port

	08	07	PB7/XTALI
12			PB7: Programmable port B7` XTALI:
			Crystal oscillator IO Input port
			PD5/RXD*/T1/OC0B
			PD5: Programmable port D5
13	09	80	RXD: USART Data reception (optional)
			T1: Timer 1 External clock input
			OCOB: Timer 0 Compare match output
			B PD6/TXD*/OC0A
14			PD6: Programmable port D6
17			TXD: USART Data transmission (optional)
	10	09	OC0A: Timer 0 Compare match output
			A ACOP/0C3A
15			AC0P: Analog comparator 0 Positive input
			OC3A: Timer 3 Compare match output
			A PD7/ACXN
16	11		PD7: Programmable port D7
		10	ACXN: Analog comparator 0/1 Common negative input
		10	PF7/OC2B
17	-		PF7: Programmable port F7
			OC2B: Timer 2 Compare match output
			B PB0/ICP1
18	12		PB0: Programmable port B0
		11	ICP1: Timer 1 Capture input
			PB1/OC1A
19	13		PB1: Programmable port B1
			OC1A: Timer 1 Compare match output
			A PB2/OC1B/SPSS
20	14	12	PB2: Programmable port B2
			OC1B: Timer 1 Compare match output B
			SPSS: SPI Slave mode chip select
twenty one	-	-	GND
twenty two	, <b>-</b>	-	VCC
			PB3/MOSI/OC2A
twenty thr	<sub></sub> 15	12	PB3: Programmable port B3
twenty tin			MOSI: SPI Host output/Slave input
			OC2A: Timer 2 Compare match output
			A PB4/MISO
twenty fou	, <b>16</b>	13	PB4: Programmable port B4
			MISO: SPI Host input/Slave output
			PB5/SPCK/AC1P
25	17	14	PB5: Programmable port B5
	.,		SPCK: SPI Clock signal
			AC1P: Analog comparator 1 Positive input

			PE7/ADC11
26	_	_	PE7: Programmable port E7
			ADC11: ADC Analog input channel 11 AVCC:
27	-	-	Internal analog circuit power supply
			PE0/SWC/APN4
	4.0		PE0: Programmable port E0
28	18		SWC: SWD Debug interface clock
		45	APN4: Differential amplifier reverse input channel 4
		15	PE1/ADC6/ACXP
20	40		PE1: Programmable port E1
29	19		ADC6: ADC Analog input channel 6 ACXP: Analog
			comparator 0/1 Common positive input
			PE6/ADC10/AVREF
30	20	16	PE6: Programmable port E6
30	20	10	ADC10: ADC Analog input channel 10
			AVREF: ADC External reference input
31			CVREF: ADC Reference voltage output
31	-	-	Only for external 0.1uF Filter capacitor
32	-	-	AGND: Internal analog circuit ground
			PE2/SWD
33	twenty on	e	PE2: Programmable port E2
			SWD: SWD Debug interface data line
		16	PE3/ADC7/AC1N
34			PE3: Programmable port E3
<b>3</b> 7	twenty tw	wb	ADC7: ADC Analog input channel 7
			AC1N: Analog comparator negative input
			PC0/ADC0/APP0
35		ee 17	PC0: Programmable port C0
33	twenty thi	ree I /	ADC0: ADC Analog input channel 0 APP0:
			Differential amplifier forward input channel 0
			PC1/ADC1/APP1
36	twenty for	, 18	PC1: Programmable port C1
	twenty for		ADC1: ADC Analog input channel 1 APP1:
			Differential amplifier forward input channel 1
			PC2/ADC2/APN0
37	25	_	PC2: Programmable port C2
	23	_	ADC2: ADC Analog input channel 2 APN0:
			Differential amplifier reverse input channel 0
			PC3/ADC3/APN1
38	26	26 -	PC3: Programmable port C3
30	20		ADC3: ADC Analog input channel 3 APN1:
			Differential amplifier reverse input channel 1

		19	PC4/ADC4/SDA
			PC4: Programmable port C4
39	27		ADC4: ADC Analog input channel 4
			SDA: I2C Controller data line
			PC5/ADC5/SCL
			PC5: Programmable port C5
40	28	20	ADC5: ADC Analog input channel 5
			SCL: I2C Controller clock line
			PC6/RESETN
41	29	1	PC6: Programmable port C6
			RESETN: External reset input
			PC7/ADC8/APN2
42			PC7: Programmable port C7
42	-	-	ADC8: ADC Analog input channel 8 APN2:
			Differential amplifier reverse input channel 2
			PF0/ADC9/APN3
42			PF0: Programmable port F0
43	-	-	ADC9: ADC Analog input channel 9 APN3:
			Differential amplifier reverse input channel 3
			PD0/RXD
44	30	-	PD0: Programmable port D0
			RXD: USART Data receiving input
			PD1/TXD
45		-	PD1: Programmable port D1
	31		TXD: USART Data transmission output
	31		PF1/OC3A
46		1	PF1: Programmable port F1
			OC3A: Timer 3 Compare match output
			A PD2/INT0/AC0O
47			PD2: Programmable port D2
47			INTO: External interrupt input 0
	32	2	AC00: Analog comparison 0 Output
			PF2/OC3B
48			PF2: Programmable port F2
			OC3B: Timer 3 Compare match output B

#### LGT8XMKernel

- Z Low power design
- Z high efficiency RISC Framework
- Z 16 Bit LD/ST Extension(uDSU dedicated)
- Z 130 Instructions, of which 80%The above is a single-cycle
- Z embedded online debugging (OCD)stand by

#### Overview

This chapter mainly describes LGT8XM Kernel architecture and functions. Kernel isMCU The brain is responsible for ensuring the correct execution of the program, so the kernel must be able to accurately perform calculations, control peripherals, and handle various interrupts.

# Instruction **NPC** Buffer Generator Pipeline **Programmemory** Control Instruction & Pre-execute Register File Decode 16bit ALU 8bit 8bit 16bit uDSU 8/16bit SRAM

LGT8XMThe structure of the kernel

In order to achieve greater efficiency and parallelism,LGT8XM The kernel adopts the Haval architecture - Independent data and program bus.

Instructions are executed through an optimized two-stage pipeline. The two-stage pipeline can reduce the number of invalid instructions in the pipeline and reduce the number of FLASH Access to the program memory, so the power consumption of the kernel can be reduced. SimultaneouslyLGT8XMThe kernel adds an instruction cache in the pre-stage of fetching instructions (can be cached at the same time 2 Instructions), through the pre-execution module in the instruction fetch cycle, further reducing the FLASH Access frequency of program memory; after extensive testing,LGT8XM It can reduce about 50%Correct FLASH The access, greatly reducing the operating power consumption of the system.

LGT8XMThe kernel has 32 A 8 General-purpose working register for high-speed access (Register file), Which helps to realize single-cycle arithmetic and logic operations (ALU). In general, ALU Both operands of the operation come from the general working register, ALU

The result of the operation is also written into the register file in one cycle.

32 Through the working register 6 One is used to combine two to form three 16 Bit register, can be used for indirect addressing address pointer, used to access external storage space and FLASH Program space.LGT8XM Support single cycle 16 Bit arithmetic operations greatly improve the efficiency of indirect addressing.LGT8XMThese three special 16 The bit register is named X, Y, Z Register, will be introduced in detail later.

ALU Supports arithmetic and logic operations between registers and between constants and registers, and a single register can also be operated

in ALU Executed.ALU After the operation is completed, the effect of the operation result on the state of the core is updated to the status register (

SREG). Program flow control is realized by conditional and unconditional jump/call, which can be addressed to all program areas. most

LGT8XMThe instruction is 16 Bit. One for each program address space16 Bit or 32 Bit LGT8XMinstruction.

After the kernel responds to the interrupt or subroutine call, the return address (PC)Is stored in the stack. The stack is allocated in the general data of the systemSRAMMedium, so the size of the stack is only limited by the system SRAMThe size and usage. All applications that support interrupts or subroutine calls must first initialize the stack pointer register (SP),SP able to pass IO Space access. data

SRAM able to pass 5 A different addressing mode access.LGT8XM The internal storage space is linearly mapped to a unified address space. For details, please refer to the introduction in the storage chapter.

LGT8XM The core contains a flexible interrupt controller, the interrupt function can be controlled by a global interrupt enable bit in the status register. All interrupts have an independent interrupt vector. The priority of the interrupt has a corresponding relationship with the interrupt vector address. The smaller the interrupt address, the higher the priority of the interrupt.

I/O Space contains 64 Can pass IN/OUT The register space directly addressed by the instruction. These registers show the control and status registers of the core,SPI And other I/O Control functions of peripherals. This part of the space can passIN/OUT Instructions are directly accessed, or they can be accessed through their addresses mapped to the data memory space (0x20 - 0x5F). In addition, LGT8FX8P Also includes extended I/O Space, they are mapped to data storage space 0x60 - 0xFF, Can only be used here ST/STS/STD as well as LD/LDS/LDD Command access.

For enhancement LGT8XM The computing power of the kernel has been added to the popular line of instructions 16 Bit LD/ST Extension. this 16 Bit LD/ST Extension acceleration unit (uDSU)Work to achieve efficient 16 Bit data operations. At the same time, the kernel also addsRAM Spatial 16 Bit access capability. therefore 16 Bit LD/ST The extension can be in uDSU, RAM, And transfer between working registers 16 Bit data. For specific details, please refer to "Digital computing accelerator" chapter.

#### Arithmetic and logical operation unit (ALU)

LGT8XMContains a 16 Bit arithmetic logic operation unit can be completed in one cycle 16 Arithmetic operations for data. EfficientALU versus 32 Two general-purpose working registers are connected. The arithmetic logic operation between two registers or between the register and the immediate data can be completed in one cycle.ALU There are three types of operations: arithmetic, logic and bit operations. SimultaneouslyALU The part also includes a single-cycle hardware multiplier, which can achieve two 8 Direct signed or unsigned operations on bit registers. Please refer to the detailed introduction in the instruction set section.

#### Status register (SREG)

The status register mainly saves the execution Last time ALU The result information generated by the operation. This information is used Control program execution flow. The status register is in ALU Update after the operation is completely finished, so that the use of a separate comparison instruction can be omitted, and a more compact and efficient code implementation can be brought. The value of the status register is not automatically saved and restored when responding to the interrupt and exiting from the interrupt, which requires software to achieve.

#### **SREG Register definition**

	SREG System status register							
address: 0x3	BF (0x5F)			Defaults:	0x00			
Bit	7	6	5	4	3	2	1	0
Name	I	Т	Н	S	V	N	Z	С
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit definition								
[0]	С	Carry flag, indic	ating that an arith	metic or logical op	eration caused a c	arry, please refer t	o the instruction o	lescription for
[1]	Z	Zero flag, indica	ting that the resu	lt of arithmetic or lo	ogic operation is z	ero, please refer to	the instruction de	escription
[2]	N	Negative sign, wh	Negative sign, which means that arithmetic or logical operation produces a negative number, please refer to the instruction description section					
[3]	V	Overflow flag, indicating that the result of the two's complement operation has overflowed, please refer to the instruction description section						
[4]	S	Sign bit, equivalent to N versus V The result of the exclusive OR operation, please refer to the instruction description section for details						
[5]	Н	Half-carry flag, in BCD Useful in calculations, representing the half-carry generated by byte operations						
[6]	Т	Temporary bit, bit copy (BLD)And bit storage (BST)Used in instructions,T The bit will be used as a temporary storage bit to temporarily store the value of a bit in the general-purpose register. For details, please refer to the instruction description section						
[7]	I	interrupt source the interrupt sig interrupt vector	es are controlled b mal to enter the co	it must be set to 1 I y independent con ore.I The bit is auto t return instruction I Command chang	trol bits. The glob matically cleared (RETI)Set automa	al interrupt enable by the hardware a tically afterwards.	bit is the back bar	rier that controls

## General working register

General working register according to LGT8XM Instruction set architecture optimization. In order to achieve the required efficiency and flexibility of kernel execution,

 ${\tt LGT8XMThe\ internal\ general\ working\ register\ supports\ the\ following\ access\ modes:}$ 

- Z One 8 Read one bit at the same time 8 Bit write operation
- ${\sf Z}$  two 8 Read one bit at the same time 8 Bit write operation
- Z two 8 Read one bit at the same time 16 Bit write operation
- Z 16 Read one bit at the same time 16 Bit write

LGT8XM General working register




Most instructions can directly access all general-purpose working registers, and most of them are single-cycle instructions. As shown in the figure above, each register corresponds to an address in the data storage space, and these general working registers are mapped to the data storage space. As soon as they don't really exist inSRAMHowever, this unified mapping storage organization brings great flexibility to access them.X/Y/Z

The register can be used as a pointer to index to any general-purpose register.

## X/Y/Z register

register R26...R31 Can be combined in two to form three 16 Bit register. These three16 Bit registers are mainly used for indirect Address pointer for addressing access,X/Y/Z The register structure is as follows:



In different addressing modes, These registers are used as fixed offset, auto-increment and auto-decrement address pointers, For details, please refer to the instruction description section.

#### Stack pointer

The stack is used to store temporary data, local variables, and the return address of interrupts and subroutine calls. It is important to note that the stack is not designed to grow from a high address to a low address. Stack pointer register (SP)Always point to the top of the stack. The stack pointer points to the data SRAMThe physical space where it is located, where the stack space necessary for subroutines or interrupt calls is stored. PUSH The instruction will decrement the stack pointer.

Stack in SRAMThe position in must be correctly set by software before subroutine execution or interrupt enable. Under normal circumstances, the stack pointer is initialized to point to SRAMHigh address. The stack pointer must be set to high SRAMStart address. SRAMFor the address mapped in the system data storage, please refer to the system data storage section.

#### Stack pointer related instructions

instruction	Stack pointer	description	
PUSH	increase 1	Data is pushed onto the stack	
CALL			
ICALL	increase 2	The return address of the interrupt or subroutine call is pushed onto the stack	
RCALL			
POP	cut back 1	Data is taken from the stack	
RET			
RETI	cut back 2	The return address of the interrupt or subroutine call is taken from the stack	

The stack pointer is allocated by I/O Two of space 8 Bit register structure. The actual length of the stack pointer is related to the system implementation. in LGT8XMIn some chip implementations of the architecture, the data space is so small that only SPL Can meet the addressing needs, in this case, SPH The register will not appear.

#### SPH/SPL Stack pointer register definition

	SPH/SPL Stack pointer register					
SPH: 0x3E	(0x5E)		Defaults: RAMEND			
SPL: 0x3D	(0x5D)					
SP		SP[15:0]				
R/W			R/W			
Bit definition	Bit definition					
[7:0]	SPL Stack pointer low 8 Bit					
[15:8]	SPH Stack pointer high 8 Bit					


#### Instruction execution timing

This chapter describes the general timing concepts of instruction execution.LGT8XMThe core is clocked by the core (CLKcpu)Drive, this clock comes directly from the clock source selection circuit of the system.

The following figure shows the execution sequence of the instruction pipeline based on the Haval architecture and the concept of fast access to the register file. This is to make

Get the kernel to get 1MIPS/MHz The physical guarantee of the efficiency of the implementation.


As can be seen from the figure above, the second instruction will be read during the execution of the first instruction. When the second instruction enters the execution



During the run, the third instruction will be read at the same time. In this way, during the entire execution period, there is no need to spend extra cycles for fetching instructions.

From the perspective of the pipeline, the efficiency of executing one instruction every Monday is realized.

The following figure shows the access timing of the general working register. In one cycle,ALU The operation uses two registers as operands, and in this cycle ALU The execution result is written into the target register.



#### Reset and interrupt handling

LGT8XM Support multiple interrupt sources. These interrupt and reset vectors correspond to an independent program vector entry in the program space. Generally speaking, all interrupts are controlled by separate control bits. When the control bit is set and the global interrupt enable bit of the core is enabled, the core can respond to this interrupt.

The low program space is reserved as the reset and interrupt vector area by default.LGT8FX8P For a complete list of interrupts supported, please refer to the introduction in the interrupt chapter. This list also determines the priority of different interrupts. The lower the vector address of the interrupt, the higher the corresponding interrupt priority. Reset (RESET)Has a high priority, and then INTO – External interrupt request 0.

The start address of the interrupt vector table (except the reset vector) can be redefined to any 256 At the beginning of byte alignment, you need to pass MCU Control register (MCUCR)middle IVSEL Bit and IVBASE Vector base address register implementation.

When the kernel responds to the interrupt, the global interrupt enable flag is I Will be automatically cleared by hardware. Users can passI Bit enable realizes interrupt nesting. In this way, any subsequent interrupts will interrupt the current interrupt service routine. I Bit in the execution of the interrupt return instruction (RETI). It is automatically set afterwards, so that it can respond normally to subsequent interrupts.

There is a basic type of interrupt. The first type is triggered by an event, and the interrupt flag bit is set after an interrupt event occurs. For this kind of interrupt, after the kernel responds to the interrupt request, the currentPC The value is directly replaced with the actual interrupt vector address, the corresponding interrupt service subroutine is executed, and the hardware automatically clears the interrupt flag bit. The interrupt flag bit can also be written to the position of the interrupt flag bit 1 Clear. If the interrupt enable bit is cleared when an interrupt occurs, the interrupt flag bit will still be set to record the interrupt event. After the interrupt is enabled, the recorded interrupt event will be immediately responded. Similarly, if an interrupt occurs, the global interrupt enable bit (SERG.I)Is cleared, the corresponding interrupt flag bit will also be set to record the interrupt event, etc.

After the global interrupt enable bit is set, these recorded interrupts will be executed in order according to their priority.

The second type of interrupt is that when the interrupt condition always exists, the interrupt will always respond. This type of interrupt does not require an interrupt flag bit. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be responded.

when LGT8XMAfter the kernel exits from the interrupt service subroutine, the execution flow will return to the main program. After executing one or several instructions in the main program, it can respond to other waiting interrupt requests.

It should be noted that the system status register (SREG)It will not be automatically saved after entering the interrupt service, nor will it be automatically restored after returning from the interrupt service. It must be handled by the software.

When using CLI After the instruction disables the interrupt, the interrupt will be immediately disabled. in CLI All interrupts that occur after the instruction will not be responded. Even with CLI The interrupts that occur at the same time when the instruction is executed will not be responded. The following example shows how to use CLI Avoid interruption EEPROM Write timing:

#### Interrupt response time

LGT8XM The kernel is optimized for interrupt response, so that any interrupt 4 A response must be received within one system clock cycle. A fter a system clock cycle, the interrupt service subroutine enters the execution cycle. At this 4 Within clocks, before the interrupt

PC The value is pushed onto the stack, and the system execution flow jumps to the interrupt service routine corresponding to the interrupt vector. If the interrupt occurs during the execution of a multi-cycle instruction, the kernel will ensure that the current instruction ends correctly. If the interrupt occurs while the system is sleeping (SLEEP), The interrupt response needs to be added 4 Clock cycles. This increased clock period is used to synchronize the period of wake-up operation from the selected sleep mode. For a detailed description of the sleep mode, please refer to the relevant chapters on power management.

Need to return from the interrupt service subroutine 2 Clock cycles. At this 2 Within clock cycles, PC Recover from the stack, stack pointer plus 2, And automatically enable the global interrupt control bit.

#### Storage unit

#### Overview

This chapter mainly describes LGT8FX8P Different storage units within the series.LGT8XMThe framework supports two main internal storage spaces, namely data storage space and program storage space.LGT8FX8P Also contains data FLASH, Can be achieved through the internal controller EEPROMData storage function of the interface. In addition,LGT8FX8P The system also contains a special storage unit for storing system configuration information and the chip's global device number (GUID).

LGT8FX8P Series chips include LGT8F88P/168P/328P Four different models; the peripherals and packages of the four models are fully compatible, the difference is FLASH Program storage space and internal data SRAM, The following table is more clear Described LGT8FX8P Different storage space configurations of series chips:

DEVICE	FLASH	SRAM	E2PROM	Interrupt vector		
LGT8F88P	8KB	1KB	2KB	1 Instruction word		
LGT8F168P	16KB	1KB	4KB	2 Instruction word		
LCTOFOOD	LCTOF220D 22VD		22VD 2VD	2VD	Can be configured as 0K/1K/2K/4K/8K	
LGT8F328P	32KB	2KB	(versus FLASH shared)	2 Instruction word		

LGT8F328P There is no independent internal use for simulation E2PROMInterface FLASH Space; for simulation E2PROMSave

Storage space and program FLASH Sharing, users can choose the appropriate configuration according to application requirements.

Due to simulation E2PROMUnique implementation of the interface, the system requires twice as many programs FLASH Space simulation E2PROM

Storage space, for example for LGT8F328P, If the user configures 1KB of E2PROM

Space, there will be 2KB byte
The program space is reserved, leaving 30KB of FLASH Space is used to store programs.

 ${\tt LGT8F328P\ program\ FLASH\ versus\ E2PROMS hared\ configuration\ table:}$ 

DEVICE	FLASH	E2PROM
	32KB	0KB
	30KB	1KB
LGT8F328P	28KB	2KB
	24KB	4KB
	16KB	8KB

# System programmable FLASH Program storage unit


LGT8FX8PThe series of microcontrollers include8K/16K/32KByte on-chip online programmableFLASHProgram storage unit.

program FLASH Can guarantee at least 100,000 More than two erasing and writing cycles.LGT8FX8P Internal integration FLASH Interface controller, capable of in-system programming (ISP)And the self-upgrading function of the program. For specific implementation details, please refer to this chapter on FLASH The description of the interface controller part.

Program space can also be passed LPMDirect access to instructions (read), this feature can realize application-related constant search

table. SimultaneouslyFLASH The program space is also mapped to the system data storage space, and the user can also use it LD/LDD/LDS Realize right FLASH Space access. Program space is mapped to data storage space0x4000 Within the starting address range.

As shown below:



## SRAMData storage unit

LGT8FX8P A series of microcontrollers is a relatively complex microcontroller, it supports a variety of different types of peripherals, the controllers of these peripherals are allocated in 64 A I/O In the register space. Can pass directlyIN/OUT Command access. The control registers of other peripherals are allocated in0x60 ~ 0xFF In the area, since this part of the space is mapped to the data storage space, it can only be passed through ST/STS/STD as well as LD/LDS/LDD Wait for instruction to visit.

LGT8FX8P System data storage space from 0 Starting from the address, the general working register files are mapped respectively,I/O Space, expansion I/O Space and internal data SRAM space. The beginning32 Byte address correspondence LGT8XM Kernel 32

A general-purpose working register. Next64 Addresses can be passed IN/OUT Direct access standard for instructions I/O space. Then160 Addresses are extensions I/O Space, the next step is more 2K Bytes of data SRAM. From0x4000 Start to 0xBFFF This part of the ending space is mapped FLASH Program storage unit.

In the system 1K/2K byte SRAM Are mapped to two spaces respectively. From0x0100 Start to 0x0900 This space ended by the kernel with 8 The width of the bit byte is read and written. From0x2100 Start to 0x2900 End this area as 16 Bit-width access space. systemRAMIs mapped to 0x2100 The first high address is mainly used to cooperate uDSU Module work to achieve efficient 16 Bit data storage. When programming, the ordinary8 Bit addressing variable address plus 0x2000, You can switch to 16 Bit access mode.

System Support 5 Different addressing modes can cover the entire data space: direct access, indirect access with offset, indirect access, indirect access with decrement address before access, and indirect access with increment address after access. General working register R26 To R31 Address pointer used for indirect access. Indirect access can address the entire data storage space. Indirect access with offset address can be addressed toY/Z Register is near the base address 63 Address spaces.

When using the indirect register access mode that supports address auto-increment/decrement, the address register X/Y/Z It will be automatically decremented/incremented by the hardware before/after the access occurs. For details, please refer to the instruction set description section.

16 Bit register X/Y/Z And the related automatic addressing mode (increment, decrement), in 16 The bit extension mode also plays a very important role.16 Bit extension mode can be used LD/ST Increment/decrement mode for realizing automatic increment and decrement addressing with variables. This mode is very effective when performing operations on arrays. For specific implementation, please refer to Digital Computing Accelerator (uDSU) Related chapters.

## Universal I/O register

LGT8FX8P of I/O There are three general I/O register GPIOR2/1/0, These three registers can be used IN/OUT Command access, used to store user-defined data.

#### Peripheral register space

I/O For detailed definition of space, please refer to LGT8FX8P Data sheet"Register overview"chapter.

LGT8FX8P All peripherals are assigned to I/O space. allI/O Space address can be LD/LDS/LDDD as well as ST/STS/STD Command access. The data accessed is all through32 A general-purpose working register is passed. in0x00 ~ 0x1F between I/O Registers can be addressed by bit addressing instructions SBI with CBI access. In these registers, the value of a certain bit can be usedSBIS with SBIC Instruction detection is used to control the execution flow of the program. For details, please refer to the instruction set description section.

When using IN/OUT Command access I/O Must be addressed when registering 0x00 ~ 0x3F Between addresses. When usingLD or ST Command access I/O Space, must pass I/O The space in the system data memory is uniformly mapped to the mapped address access of the space (plus 0x20 Offset). Some other allocations are in expansionI/O Peripheral registers of space (0x60 ~ 0xFF), Can only use ST/STS/STD with LD/LDS/LDD Command access.

In order to be compatible with future devices, reserved bits must be written during write operations 0. Can not be reservedI/O Perform a write operation on the space.

Some registers include status flags and need to be written 1 To be cleared. have to be aware of is,CBI with SBI The instructions only support specific bits, so CBI/SBI It can only work on the registers that contain these status flags. In addition, CBI/SBI The instruction can only work on 0x00 To 0x1F Registers in this address range.

## FLASH Controller (E2PCTL)


LGT8FX8P The internal implementation integrates a flexible and reliable EFLASH Read and write controller, can use the existing data in the systemFLASHStorage space, storage space for byte read and write access, similar toE2PROMStorage applications; E2PROM

The interface simulation adopts the algorithm of erasing and writing equalization, which can transfer the data FLASH Increased life cycle 1 About times, can guarantee 100,000 More than two erasing and writing cycles.

E2PCTL The controller also implements FLASH The online erasing and writing operation of the program space can be realized online by the software.

The function of upgrading the firmware automatically. byFLASH Controller access program FLASH Program space, only supports page erase (1024 Bytes) and 32 Bit width read and write access.

#### LGT8F88D/168D E2PCTL Controller structure diagram




E2PCTL simulation E2PROM Function access data FLASH Space, can support 8 Bit, 32 Bit read and write width. visit

Ask the program FLASH Space, support page erasing and 32 Bit data read and write. due toLGT8FX8P internal FLASH The small storage unit is 32

Bit, so it is recommended to use 32 Bit access mode, especially for write operations. 32 Bit-accessed read and write operations are not only

efficient, but also conducive to protection FLASH The erasable life of the storage unit.

LGT8F328P E2PCTL Controller structure diagram



LGT8F328P No extra data inside FLASH. therefore,LGT8XM Kernel and E2PCTL Shared internal 32K word Section FLASH storage. Users can change32K byte FLASH The space is divided into program space and data space. By configurationE2PCTL Controller, can be set to simulate E2PROM The size of the space.E2PCTL Use page swap mode to achieve simulation E2PROM Logic, algorithm in page (1K Byte) as the unit. So simulate1K Byte E2PROM Space, need to occupy 2K Byte FLASH Space, and so on, to achieve 4K Byte E2PROM, Need to occupy 8K Byte

FLASH space. For specific implementation methods, please refer to E2PCTL The description of the algorithm implementation.

## **E2PCTL Data register**

E2PCTL Inside the controller 4 Bytes of data buffer (E2PD0~3), this 4 Byte buffer composition


Last visit

FLASH Spatial 32 Bit data interface.


when E2PCTL When the controller works in byte read and write mode, EEDR As an interface for reading and writing byte data, E2PCTL more EEARL[1:0]Load the data into the correct data cache based on the current address information FLASH The data of the target address complements the other three bytes of data, and the combination will be complete 32 Bit data updated to FLASH in.

when E2PCTL work at 32 In bit read/write mode, it can still be used at this time EEDR Register as a common data interface, through EEARL[1:0]As an address to address the internal data buffer, a complete read and write 32 Bit data. In addition, you can directly use the data cache to map toIO Direct access to the registers of the space (E0~3).

E2PCTL work at 8 Schematic diagram of data access in bit byte read and write mode:



E2PCTL work at 32 Schematic diagram of data access in bit word read and write mode:



Byte mode is used for backward compatibility LGT8FX8D The byte read and write mode.LGT8FX8P Built-in FLASH for 32 Bit interface width, use 32 Bit read and write mode will give read and write efficiency and FLASH The erasing life brings great benefits, so it is recommended to use 32 Bit read and write mode.

#### E2PCTL simulation E2PROMInterface algorithm

we know, FLASH The memory must be erased before being written, and the erase operation is in units of pages.LGT8FX8P

Built-in FLASH The size of one page of memory is 1K byte. Therefore, in order to update a byte of data in the page, it is also necessary to erase the data of the entire page first, then update the target address data, and restore the data of other bytes in the page at the same time. The entire operation is not only time-consuming, but also brings Risk of accidental data loss due to power supply.

E2PCTL Internal use of page swap algorithm to achieve simulation E2PROM. The page swap algorithm mode can ensure that the original data will not be lost due to unexpected conditions such as power failure when the page erase operation is performed. At the same time exchange algorithm use2 Page space


The exchange method is used alternately, and simulation is also added E2PROMThe service life of the space.

In terms of efficiency, E2PCTL The controller implements a continuous data update mode, which reduces the repeated erasing and writing process caused by repeated data update.

In terms of implementation, E2PCTL Manage each page separately, and after occupying one page 2 Bytes are used as page status information. So users are using greater than 1K of E2PROMWhen simulating the space, you need to pay attention to the address crossing 1K Spatial Special treatment. Because every 1K Spatial Rear 2 Bytes reserved for E2PCTL Use, the user can't 2 Bytes

The space performs normal reading and writing.

The picture below is E2PCTL Logic diagram based on page swap algorithm:




as the picture shows,E2PCTL internal use 2 Each page simulates one page size E2PROM space. These two pages


One is marked as the current page, and the other is an exchange page.E2PCTL After using the page 2 Bytes store page information. When we
need to update a certain byte in the page, such as the picture aboveA0 byte. First, we will not erase the current page, but the swap page. Then
divide the current page into 3 Part of the operation. First is inA0 In the previous data, we call this part of the space CP0,After that A0 After the data,
this part of the space is CP1.E2PCTL According to user configuration, CP0 The corresponding data is copied to the corresponding address of the
exchange page, and then the data that needs to be updated is written to the address corresponding to the exchange page (B0), Followed by copy
CP1 The data to the exchange page.

After completing the above operations, the data has been exchanged, but the page status has not been updated. Therefore, if a power failure or other abnormality occurs before this, because this update operation has not been completed, the previous data will not be destroyed, ensuring the integrity of the data. If everything goes well, E2PCTL Will be at CP1 After the data is exchanged, the updated page status is written to the page information of the previous exchanged page to realize the replacement of the face-to-face page. After that, the exchange page becomes the current page.

E2PCTL The page exchange process is shown in the figure below (1->2->3->4):



When the system is configured E2PROMSimulation space is greater than 1KTime, E2PCTLStill take the page as Small unit realization E2PROM Space simulation algorithm. For example, if the user configures 2K of E2PROMArea, actually E2PCTL Will occupy 4 Pages (4K) Space. among them 2 Pages as a group, used to simulate a page size E2PROM space.



Need to pay attention to the user configuration 2K Byte E2PROM The space is not continuous, because the bytes of each page will be used to store page status information.

Rear 2 A

#### E2PCTL Continuous programming mode

Due to passing E2PCTL Updates will cause page swaps. The swap page will be erased during the page swap process. Page erasing not only takes time, but also increases FLASH Loss of life. thereforeE2PCTL Added continuous write mode. In continuous write mode, users can update continuouslyE2PROM Area, the page swap operation will only be performed after consecutive addresses. For applications that need to continuously update a whole block of data, the continuous mode is more effective.

Continuous programming mode E2PCTL Control register ECCR of SWM Bit enable. After the continuous mode is enabled, subsequent write operations will directly write the data to the address corresponding to the swap page. SWMIn mode, the write operation will not be executed CP0/1 Area data copy operation. Before writing the last byte, the software passes SWMD is able continuous mode, then execute write, after that E2PCTL

Will execute the complete CP0/1 Copy operation and update page status information.

#### **E2PCTL Read and write FLASH Program space**

by E2PCTL Controller, can realize the program FLASH Read and write access to the space. And simulationE2PROM The difference is that through E2PCTL On the program FLASH Access to the space requires software control. Proceed as follows:

- 1. To erase the target page, the target page needs to be erased before updating the data, and the page address is passed EEAR The register is given.

  CorrectFLASH For page erasing command control, please refer to EECR The definition of the register;
- 2. programming FLASH Space must be 32 Bits are small units. byE2PD0~3 Set data;
- ${\it 3. The destination address is determined by EEAR Register given, address EEAR [1:0] Will be ignored}\\$

by E2PCTL Read and write program FLASH Space, can realize online program update (IAP)The function is very useful in some applications that need to update application data on site and provide customized product updates.

#### **E2PCTL Interface operation process**

E2PCTLThe controller is working mainly through4Implementation of a register, respectivelyE2PCTLControl status registerEECR, ECCR; Data register EEDR(E2PD0~E2PD3)And address register EEAR(EEARL/EEARH).

ECCR Register is used to set E2PCTL Working status, most of the status needs to be in E2PCTL The setup is completed before work, and this process is generally implemented during system initialization. ECCR In the register SWM This bit is used to enable continuous write mode. This control bit needs to be set during continuous write operation.

EECR The register is used to control the selection operation type, and is used to select operation instructions, such as setting read and erase commands.

EEDR Register is used 8 Bit byte mode interface,E2PD0~3 Used for 32 Bit pattern read and write operations;

EEAR The register is used to set the target address of reading and writing, and also used to set the page address of the page erase operation. Page address is Aligned in page units, the size of a page is 1K Bytes, need attention EEAR The specified address is a byte address.

## by E2PCTL Interface access FLASH Program space:

by E2PCTL The interface can be implemented FLASH Reading and writing and erasing of program space. CorrectFLASH Reading and writing of space only supports

hod Bit access width. The erase operation is in page units, the size of each page1K byte(256x32). WritingFLASH Before the program space, first erase the page where the target address is located. E2PCTL write FLASH Program space

Continuous mode is not supported, users need to complete write operations in sequence. The following is erasedFLASH The flow of the program space:

#### 1. program FLASH Page erase operation

- Z Set up EEAR[14:0]For the target page address that needs to be erased, the program FLASH One page size is 1K Bytes, therefore EEAR[14:10]Will be used as the page address, EEAR[9:0]Set as 0
- Z Set up EEPM[3:0] = 1X01,among them EEPM[2]Can be set to 0 or 1
- Z Set up EEMPE = 1, Simultaneously EEPE = 0
- Z In four cycles, set EEPE = 1,starting program FLASH Wipe process

#### 2. program FLASH Programming operation

- Z write E2PD0~3,ready 32 Bit programming data setting EEAR Is the target
- Z address, where the address is 4 Byte alignment setting EEPM[3:0] = 1X10,
- Z among them EEPM[2]Can be set to 0 or 1
- Z Set up EEMPE = 1,Simultaneously EEPE = 0
- Z In four cycles, set EEPE = 1,start up FLASH Programming process

#### by E2PCTL Interface access E2PROMSimulation space:

E2PCTL Controller through simulation E2PROM Interface logic to access data FLASH space. simulationE2PROM stand by 8

Bit,16 Bit and 32 Read and write access to bit data width.8 Bit byte pattern pair E2PROMThe interface has better compatibility.

32 Bit mode helps to improve storage efficiency and FLASH Life, therefore 32 The bit read and write mode is the recommended read and write mode.E2PROMThe analog interface supports continuous read and write mode. It has obvious advantages in data applications that need to update multiple continuous addresses at a time and is recommended.

for LGT8F88P/168P,data FLASH For independent storage space. No need to passECCR Register configuration and use

CaffLASH Data space.LGT8F328P There is no independent data FLASH Space, data FLASH And program FLASH Total

enjoy 32K byte FLASH space. Need to passECCR Register enable data FLASH Partition function and pass ECCR Deposit

Mechanical ECS[1:0]Bit configuration data FLASHthe size of.

After the configuration takes eff@ther methods of use and LGT8F88P/168P the same.

FLASH The controller is implementing E2PROMWhen the interface is used, the internal data has been automatically erased when necessary FLASH Logic, so EPROMThe erase command is optional. This command is only used when the user needs to perform the erase alone.

EECR Register control FLASH Erasing/writing timing, including program FLASH with E2PROM. The specific operation type needs to pass EECR Register EEPME with EEPM[3:0]set up. CorrectE2PROMThe read operation is relatively simple, after setting the target address and mode, write EERE Corresponding to the target address 32 Bit data read in FLASH Inside the controller, the user can pass EEDR The register reads the byte of interest.FLASH The controller does not implement the program FLASH Space read operation, users can use it conveniently LPM Or through the program FLASH Used at the address of the data unified mapping space LD/LDD/LDS The instruction is read.

#### 1. 8 Bit pattern, programming E2PROM

- Z Set the target address to EEARH/L register
- z Set new data to EEDR register
- Z Set up EEPM[3:1] = 000,EEPM[0]Can be set to 0 or 1
- Z Set up EEMPE = 1, Simultaneously EEPE = 0
- z In four cycles, set EEPE = 1

When the setting is complete, FLASH The controller will start the programming operation, during programming CPU It will remain at the current instruction address and will not continue to run until the operation is completed. During the programming process, if you need to erase dataFLASH, FLASH The controller will automatically start the erasing process.

#### 2. 32 Bit pattern, programming E2PROM

- Z by E2PD0~3,ready 32 Bit data sets the target address to EEARH/L register. Note that this is a byte-
- Z aligned address,FLASH For controller EEAR[15:2]As a visit FLASH the address of. Set upEEPM[3:1] = 010,EEPM[0]Can be set to 0 or 1
- Z Set up EEMPE = 1, Simultaneously EEPE = 0
- z In four cycles, set EEPE = 1

## 3. 8 Bit pattern, read E2PROM

Z

- Z Set the target address to EEARH/L register
- z Set up EEPM[3:1] = 000
- Z Set up EERE = 1 start up E2PROMRead operation waiting 2 Cycles
- Z (execute two NOP Operation) The data corresponding to the target
- Z address is updated to EEDR register

#### 4. 32 Bit pattern, read E2PROM

- Z Set up EEARH/L Is the target address, the address is 4 Byte
- Z alignment setting EEPM[3:1] = 010, Turn on 32 Bit interface mode
- Z setting EERE = 1,start up E2PROMRead operation waiting 2 System
- Z clock cycles (execute two NOP instruction)

E2PCTL Access simulation E2PROMSpace, support continuous programming mode, continuous access mode is very efficient for applications that need to update one data block at a time, and also help to improve FLASH Service life. Continuous programming mode only supports32 Data programming operation of bit width.

Continuous access mode passed ECCR Register SWMBit enable.SWMAfter enabling, the next pass E2PCTL Write simulation E2PROMSpace operations are in continuous programming mode. In continuous programming mode, E2PCTL The controller will automatically process the page change according to the data situation in the target address. However, if a page change occurs during the continuous programming mode, the controller will not automatically change the CPO/1 The data exchange of the area will not update the page information.

When continuous programming to the next operation, clear through SWMBit to turn off the continuous programming mode, and then in the non-SWMA programming operation after starting in the mode, after the programming is over,E2PCTL Will automatically CP0/1 The data of the area is copied to the swap page, and the information of the swap page is updated to make it the current valid page, thereby completing the entire continuous programming operation.

#### 5. Continuous programming mode operation process:

- 1. by ECCR Configuration Data FLASH Size and enable SWMBit
- 2. use 32 Bit mode programming simulation E2PROMarea
- 3. If it is not the next operation, go back to step 2 Continue to program the next data
- 4. If it reaches the next programming, first pass SWMDisable continuous programming mode, then use steps 2 Programming once after the completion of the operation flow

#### **E2PCTL Efficient FLASH Data management**

E2PCTL In addition to the continuous programming mode, the controller can also pass ECCR Register CP0/1 Bits carry out independent control of data exchange and copying during the page swapping process. ECCR Register CP0/1 Respectively used to control the page exchange process for the current page CP0/1 Exchange operation of area data. Cleared CP0/1 Bit, the data of the corresponding area in the current page will not be exchanged during the page exchange process. An efficient management method provided in this section will take advantage of this feature.

in FLASH During the data update process, a time-consuming operation occurs during the swap page erasing process. Therefore, we can address a data management method that greatly reduces the number of page erases, which can improve programming efficiency and reduce life loss.

Here we provide a reference algorithm for data management applications based on data blocks:

- 1. Assuming that user data is just a complete data block, the size of the data block 4 Integer multiples of bytes;
- 2. Each data update will update a complete data block
- ${\it 3.}\ In\ addition\ to\ storing\ user\ data,\ data\ block\ information\ also\ needs\ to\ store\ a\ block\ management\ information$

Under the above three conditions, we can make full use of E2PCTL Continuous programming mode and automatic page switching mechanism to achieve An efficient FLASH Data management methods.

Since the data updated each time is a data block of the same size, and the address information pointing to the next block of data is stored in the data structure of each block, we can program in the order of the address each time the data is updated FLASH, No need to do CP0/1 Data replication. At the same time, since the data is updated to an erased area each time, page erasure will not occur.

When the data is written, the next data area pointed to by its structure information returns to the starting address of the page. After that, data write operations occur again, EZPCTL A page erasing process will be initiated and the current active page will be updated.

#### FLASH Operational protection measures

in case VCC The voltage is low, FLASH Erase and write operations may cause errors due to low voltage.

FLASH/There may be two reasons for the error of data erasing and writing operation under low pressure. First of all, normalFLASH Erase and write operations require a small operating voltage. Below this voltage, the operation will fail and cause data errors. The second reason is that the core is running at a certain frequency and also requires a small voltage requirement. When the voltage is lower than this voltage, it will cause an error in the execution of instructions, which willFLASH An error occurred in the operation.

You can avoid similar problems in the following simple ways:

When the supply voltage is low, let the system enter the reset state. This can be achieved by configuring the internal low-voltage detection circuit (VDT) achieve. in caseVDT It is detected that the current working voltage is lower than the set threshold, VDT A reset signal will be output. in case VDT The threshold value of can not meet the needs of the application, you can consider adding a reset circuit externally.

#### Register description

## FLASH Address register- EEARH/EEARL

	EEARH/EEARL					
EEARH: 0x22 (0x42)			Defaults: 0x0000			
EEARL: 0x21 (0x41)						
bits	EEAR[15:0]					
R/W	R/W					
Bit definition	Bit definition					
[7:0]	EEARL EFLASH/E2PROMLow access address 8 Bit.					
[14:8]	EEARH EFLASH/E2PROMHigh access address 7 Bit					
[15]	- reserved					

When using E2PCTL Controller access program FLASH Area, EEAR[14:2]For access to 4 Byte aligned integer A program space. EEAR[1:0]Only accessing data registers EEDR When used. For details, please refer to the following about EEDR The description of the data register. E2PCTL Controller support 8/16/32 Bit mode, no matter which mode, here EEAR All addressing is byte-aligned.

## FLASH Data register- EEDR/E2PD0

	EEDR/E2PD0 – FLASH/E2PROMData register 0				
EEDR/E2PD	00: 0x20 (0	x40)	Defaults: 0x00		
bits		EEDR[7:0]			
R/W	R/W				
Bit definition	Bit definition				
EEDR E2PCTL Data register		E2PCTL Data register			
[7:0]	E2PD0	16/32 In bit mode, it is use	d to access the low byte		

## FLASH Data register- E2PD1

	E2PD1 - E2PCTL Data register 1					
E2PD1: 0x5	1: 0x5A Defaults: 0x00					
bits		E2PD1[7:0]				

R/W	R/W					
Bit definition						
[7:0]	E2PD1	16 Used for storage in bit mode 16 High of bit data 8 Bit				
[7.0]	LZI'DI	32 Used to store low in bit mode 16 High of bit data 8 Bit				

## FLASH Data register- E2PD2

	E2PD2 – FLASH Data register 2						
E2PD2: 0x5	57	Defaults: 0x00					
Bits		E2PD2[7:0]					
R/W		R/W					
Bit definition							
[7:0]	E2PD2 32 Used to store high in bit mode 16 Bit data low 8 Bit						

# FLASH Data register- E2PD3

	E2PD3 – FLASH Data register 3						
E2PD3: 0x5C Defaults: 0x00							
Bits	E2PD3[7:0]						
R/W		R/W					
Bit definition							
[7:0]	E2PD3 32 Used to store high in bit mode 16 High of bit data 8 Bit						

# FLASH Mode control register- ECCR

ECCR – FLASH/E2PROMConfiguration register											
ECCR: 0x3	ECCR: 0x36 (0x56)						Defaults: 0x0C				
bits	WEN	E	EN	ERN	SWM	CP1	CP0	ECS1	ECS0		
R/W	R/W	R	2/W	R/W	R/W	R/W	R/W	R/W	R/W		
Initial value	0		0	0	0	1	1	0	0		
Bit definition											
			ECCI	Rwrite enable co	ntrol						
[7]	WEN		Modifying ECCR Before, you must first WEN write 1And then in 6 Update								
			ECCR The contents of the register								
			E2PR0	OMEnable, or	nly for LGT8F3	328P effective	2				
[6]	EEN		1:Enable E2PROMSimulation, will start from 32KFLASH Reserve some space in								
				0: Disable E2PROMsimulation,32KFLASH All for program space writing 1 Will							
[5]	ERN		reset E2PCTL Controller continuous write mode, suitable for simulation								
[4]	SWM		E2PROMController operation page exchange CP1 Zone enable control								
[3]	CP1										
[2]	CP0		Page swap CP0 Zone enable control								
			E2PRON	//Space configura	ation						
[1:0]	ECS[1:0]	]	00:1k	(B E2PROM	, 30KB prog	ıram FLASH	01				
			:2KB	E2PROM, 2	8KB progra	m FLASH					

10:4KB E2PROM, 24KB program FLASH 11
:8KB E2PROM, 16KB program FLASH

## FLASH Access control register- EECR

	cess control	9									
	EECR – FLASH/E2PROMControl register										
EECR: 0x1F (0x3F)						Defaults: 0x00					
bits	ЕЕРМ3	EE	PM2	EEPM1	EEPN	EEPM0		RIE	EEMPE	EEPE	EERE
R/W	R/W	F	R/W	R/W	R/V	R/W R/W		/W	R/W	R/W	R/W
Initial value	0		0	0	0	0		0	0	0	0
Bit definition											
			EFLAS	H/EPROMA	cess mo	de coi	ntrol k	oit			
			[3]	[2]	[1]	[0	]	Mode d	escription		
			0	0	0	х		8 Bit	pattern read/	write E2PRO	M(default)
			0	0	1	Х		16 Bit	pattern read/	write E2PROM	
[7:4]	EEPM[3:	EEPM[3:0]		1	0	Х		32 Bit pattern read/write E2PROM			
				Х	0	0		E2PROMErase (optional operation)			
				x	0	1		program FLASH Erase (page erase)			·)
			1	x	1	0		program FLASH Programming			
			1	x	1	1		Reset FLASH/E2PROMController			ller
			FLASH	/E2PROMRea	dy interru	upt en	able c	ontrol. v	write1 Enable,	write 0 Prohib	ited. when
[3]	EERIE		EEPE Af	PE After being automatically cleared by hardware, E2PROM The ready interrupt is active. in EPROM							
			During operation, this interrupt will not be generated								
			FLASH/E2PROMProgram operation enable control bit								
[2]	EEMPE		EEMPE For control EEPE Is it valid, when set EEMPE for 1,EEPE								
[-]			for 0 A	fter, in the nex	t four cycl	es, set	EEPE fo	or 1 The	programming	operation will s	tart.
			Otherwise, the programming operation is invalid. After four cycles, EEMPE Automatically cleared								
[1]	EEPE		FLASH/E2PROMProgram operation enable bit								
[0]	EERE		E2PROMRead the enable bit, the data will be valid after two system cycles								

# Universal I/O register- GPIOR2

GPIOR2 – Universal I/O register 2							
GPIOR2:	0x2B (0x4B)	Defaults: 0x00					
Bits		GPIOR2[7:0]					
R/W	R/W						
Initial value	0x00						
Bit definition							
[7:0]	GPIOR2	Universal I/O register 2, Used to store user-defined data					

## Universal I/O register- GPIOR1

	GPIOR1 – Universal I/O register 1						
GPIOR1:	0x2A (0x4A)		Defaults: 0x00				
Bits		GPIOR1[7:0]					
R/W	R/W						
Initial value	0x00						
Bit definition	Bit definition						
[7:0]	GPIOR1 Universal I/O register 1, Used to store user-defined data						


# Universal I/O register- GPIOR0

	GPIOR0 – Universal I/O register 0						
GPIOR0:	0x1E (0x3E)		Defaults: 0x00				
Bits		GPIOR0[7:0]					
R/W	R/W						
Initial value	0x00						
Bit definition							
[7:0]	GPIOR0 Universal I/O register 0, Used to store user-defined data						

#### System clock and configuration

#### System clock distribution

LGT8FX8P Support multiple clock inputs. The system can work in three main clock sources, which are internal32KHz Can be calibrated RC Oscillator, internal 32MHz Can be calibrated RC Oscillator and external 400KHz ~ 32MHz Crystal input. The picture below isLGT8FX8P Clock system distribution, CMU It is the center of the entire clock management, responsible for the frequency division of the system clock, generating independent clocks for different modules and controlling the clocks, etc. In general applications, it is not necessary for all clocks to work at the same time. In order to reduce system power consumption, system power consumption management shuts off unused module clocks according to different sleep modes.



## CPU\_clk

Used to drive LGT8XM Kernel and SRAM Running. Such as driving general working registers, status registers, etc.

CPU After the clock stops, the core will not continue to execute instructions and perform calculations. System executionSLEEP After the instruction enters the sleep mode, the core clock will be turned off.

## Peri\_clk

Used to drive most peripheral modules, such as timers/counters,SPI,USART Wait.IO The clock is also used to drive the external interrupt module. When the peripheral clock is stopped due to sleep, some peripheral parts that can be used to wake up the system work in independent clock or asynchronous mode. such asTWI The address recognition function can wake up most sleep modes, and the address recognition part works in asynchronous mode at this time.

## E2P clk

E2P\_clk The clock is used to generate FLASH Interface access timing.E2P\_clk Generate visits E2PCTL access FLASH Timing of the interface.E2P\_clk Fixed from inside 32MHz HFRC Oscillator 32 Frequency division (1MHz). If the user needs to useE2PCTL Module reads and writes internal program FLASH Or data FLASH Space, need to enable internal 32MHz Oscillator.

#### Asy\_clk

Asynchronous timer clock. The timer/counter can directly use an external clock or crystal oscillator (32.768K)drive. This independent clock mode can keep the timer running while the system is processing sleep mode.

## WDT\_clk


Internal watchdog timer clock source, can be configured to select internal 32KHz LFRC Oscillator, or from internal 32MHz HFRC of 16

Frequency division (2MHz). After the system is powered on, the default clock source of the watchdog is32KHz LFRC Oscillator.

#### Clock source selection

LGT8FX8P stand by 4 Clock source input, the user can pass PMCR Register realizes the enable control of the clock source

And complete the switch of the main clock. Below isPMCR The control structure diagram:



LGT8FX8P internal OSC The oscillator can work in two modes, high frequency and low frequency.

The actual size of the control internal OSC The oscillator is working in the correct mode. Same internalRC Oscillators are also divided into high frequency and low frequency.PMCR Register low 4 Bits are used to control these four clock sources. The control relationship is as follows:


PMCR	Corresponding clock source
PMCR[0]	32MHz RC Enable control,1 Enable,0 shut down
PMCR[1]	32KHz RC Enable control,1 Enable,0 shut down
PMCR[2]	400K ~ 32MHz OSC Mode enable,1 Enable,0 shut down
PMCR[3]	32K ~ 400K OSC Mode enable, 1 Enable,0 shut down

LGT8FX8P After the system is powered on, it is used by default 32MHz RC As the system clock source, the core works on the clock source 8 Minute frequency(4MHz). Users can setPMCR Register and system prescaler register (CLKPR)Change the default configuration.

If the user needs to change the configuration of the main clock source, it is necessary to ensure that the switched clock source is in a stable working state before switching the clock. Therefore, before switching the main clock source, passPMCR[3:0]Enable the required clock source and wait for the clock to stabilize before switching.

When the user switches the main clock to an external crystal oscillator, although the user has enabled the external crystal oscillator, it cannot be ruled out that the crystal oscillator cannot start oscillating due to configuration errors or failure of the crystal oscillator. If you switch to an external crystal oscillator at this time, the system will stop working after the switch. Therefore, from the perspective of system reliability, it is recommended to turn on the watchdog timer to avoid such problems from the perspective of software design.

After the clock source is enabled and waits for stability, you can pass PMCR[6:5]Switch the main clock. among themPMCR[5]Used to select is inside Unit Coscillator and external crystal oscillator, PMCR[6]Used to select high-speed clock source and low-speed clock source.



#### Main clock source selection:

PMCR[6]	PMCR[5]	Main clock source
0	0	internal 32MHz RC Oscillator (system default)
0	1	external 400K ~ 32MHz Inside the high-speed crystal
1	0	oscillator 32KHz RC Oscillator
1	1	external 32K ~ 400KHz Low-speed crystal oscillator

#### Clock source control timing

For protectionPMCRThe register was accidentally modified, rightPMCRThe modification of the register needs to strictly install the specified time sequence.

PMCR The high bits of the register (PMCR[7])Used to achieve timing control. User is editingPMCR Before the other bits, you must first PMCR[7]Set 1, In the home 1 After operation 6 Within cycles, change PMCR The value of other registers.6 Cycles later, right PMCR The direct modification of will be invalid.

 $Take \ switching \ to \ an \ external \ high-speed \ crystal \ oscillator \ as \ an \ example, \ and \ list \ the \ recommended \ operating \ steps:$ 

#### (1) Enable clock source

- z Set up PMCR[7] = 1
- Z In six cycles, set PMCR[2] = 1, Enable the external high-speed mode, the external crystal oscillator waits for the external
- Z crystal oscillator to stabilize (the waiting time varies with different crystal oscillators, generally us Level wait)

#### (2) Switch the main clock source

- z Set up PMCR[7] = 1
- Z In six cycles, set PMCR[6:5] = 01, The system will automatically switch the working clock to the external crystal oscillator to perform
- Z several NOP Operation to improve stability (optional operation)

[Note]: In the above operation of switching the main clock, ensure that the current system clock is working normally. After switching to the external crystal oscillator, you can turn off the previous internal RC Oscillator.

#### System clock prescaler control

LGT8FX8P There is a system clock prescaler inside, which can be passed through the clock prescaler register (CLKPR)Take control. This function can be used to reduce system power consumption when the system does not require very high processing power. The prescaler setting is valid for all clock sources supported by the system. The clock prescaler can affect the core execution clock and all synchronized peripherals.

When switching between different clock prescaler settings, the system clock prescaler ensures that there will be no glitches during the switching process, but will also ensure that there will be no intermediate states of excessive high frequency. The frequency division switch is executed immediately. When the register change takes effect,

More in 2–3 After the current system clock cycle, the system clock is switched to the new frequency-divided clock.

In order to avoid misoperation of the clock divider register, CLKPR The modification must also follow a special timing flow Cheng:

- Z Set the clock prescaler change enable bit (CLKPCE)for 1,CLKPR The other positions are 0
- Z In four cycles, write the required value CLKPS, Simultaneously CLKPCE write 0

Before changing the clock prescaler register, the interrupt function needs to be disabled to ensure that the write sequence can be completed. About the main clock prescaler register CLKPR For the specific definition, please refer to the register description part of this chapter.

#### internal RC Oscillator calibration

 $LGT8FX8P\ Internally\ contains\ two\ calibratable\ RC\ Oscillator,\ after\ calibration,\ can\ reach \pm 1\% Accuracy\ within.\ its$  in \$32MHz\ RC\ The\ default\ is\ used\ for\ the\ system\ working\ clock.

LGT8FX8P Before delivery, internal 32MHz HFRC with 32KHz LFRC Have been calibrated, and the calibration value has been written into the system System configuration information area. In the process of system power saving, these calibration values will be read into the internal register, and the register will beRC Frequency recalibration.

The calibration register is located in IO Address space, user program can read and write. For applications with special frequency requirements, the frequency output of the internal oscillator can be adjusted by modifying the calibration register. Modifying the calibration register will not change the factory configuration information. When the system is re-powered or the configuration bit reload operation initiated by the user, the calibration register will be restored to the factory settings.

#### Register definition

#### 32MHz HFRC Oscillator Calibration Register- RCMCAL

RCMCAL – 32MHz HFRC Calibration register							
RCMCAL: 0	x66	Default value: factory configuration					
Bits		RCCAL[7:0]					
R/W	R/W						
Bit definition							
[7:0]	RCCAL	After the system is powered on, the value of the register will be RC The calibration value is replaced.					

## 32KHz RC Oscillator Calibration Register- RCKCAL

RCKCAL – 32MHz RC Calibration register						
RCKCAL: 0x67 Default value: Factory setting						
Bits	RCKCAL[7:0]					
R/W	R/W					
Bit definition	Bit definition					
[7:0]	RCKCAL Write calibration value RCKCAL Register completion 32KHz RC Oscillator calibration					

#### Clock source management register- PMCR

PMCR – Clock source management register											
PMCR: 0>	¢F2		Defaults: 0x03								
Bits	PMCE	CL	KFS/CLKSS	WCLKS	OSCKEN	OSCMEN	RCKEN	RCMEN			
R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition											
[0]	RCMEN		internal 32MHz RC Oscillator enable control,1 Enable,0 Prohibited inside								
[1]	RCKEN		32KHz RC Oscillator enable control,1 Enable,0 Disable external high-frequency								
[2]	OSCMEN		crystal oscillator enable control,1 Enable,0 Disable external low-frequency								
[3]	OSCKEN		crystal oscillator enable control,1 Enable,0 Prohibit								
[4]	WCLKS		WDT Clock source selection,  0 – Select internal 32MHz HFRC Oscillator 16 Frequency division  1 - internal 32KHz LFRC Oscillator								
[5]	CLKSS		Main clock source selection control, select the type of clock source, please refer to the clock source selection section								
[6]	CLKFS		Main clock source frequency control, select the clock frequency type, please refer to the clock source selection section								
[7]	PMCE		PMCR Register change enable control bit.  Changing PMCR Before other positions, you must first set this bit, and then set the value of other bits within four cycles.								

# Main clock prescaler register- CLKPR

CLKPR – Main clock prescaler register											
CLKPR: 0x	к <b>6</b> 1					Defaults: 0x03					
Bits	WCE	CKOEN1		CKOEN0		- P		S3	PS2	PS1	PS0
R/W	R/W	R/W		R	/W	-	R/W		R/W	R/W	R/W
Bit definition	Bit definition										
			Clock prescaler selection bit								
			PS	3	PS2	PS	51	PS0		Frequency division	parameters
[2,0]	CLIVDS		0	)	0	C	)	0		1	
[3:0]	CLKPS		0		0	C	)	1		2	
			0		0	1	1 0			4	
			C		0	1	1	1		8(default allocation)	

		0	1	0	0	16		
		0	1	0	1	32		
		0	1	1	0	64		
		0	1	1	1	128		
		1	0	0	0	256		
			Other	value		Keep		
[4]	-	Keep unused						
[5]	CKOEN0	Set whether the system clock is PB0 Output on pin						
[6]	CKOEN1	Set whether the system clock is PE5 Output on pin						
[7]	WCE	Clock prescaler change clock control  Changing CLKPR Before other bits of the register, it must be set separately  CKWEN for 1, And then set other bits in the next four system cycles. After the four cycles are over,CKWEN Automatically cleared.						

#### Power management

#### Overview

Sleep mode reduces system power consumption by turning off the system clock and clock module.LGT8FX8P Provides a very flexible and diverse sleep mode and module controller, users can realize the ideal low-power configuration according to the application.

LGT8FX8P When entering the sleep mode, the analog function module will not be automatically closed, such as ADC,DAC,Comparators

(AC), Low voltage reset module (LVD)And so on, the software needs to turn off unnecessary simulation functions before going to sleep according to application requirements, and restore the correct state after the system wakes up.

LGT8FX8P Support multiple sleep modes, including ADC Dedicated noise cancellation mode, used to eliminate ADC The digital part of the conversion process ADC Power interference. In addition, the others are all power control modes, which are divided into five types:

Sleep mode	Function Description
Idle mode (IDLE)	Just turn off the core clock, other peripheral modules work normally, all valid interrupt sources can
	wake up the core
Power saving mode (Save)	versus DPS0 The same pattern, Save The mode is and LGT8FX8D Stay compatible with Save The
Power down mode (DPS0)	mode is the same, and the supported wake-up sources include:
	z All pin level changes
	z Watchdog wakes up at regular intervals
	z Asynchronous mode TMR2 wake
Power down mode (DPS1)	Turn off all internal and external oscillators, support wake-up sources include:
	z External level change of all pins
	z External Interrupt 0/1
	z Work on 32K LFRC The watchdog timer turns off the core power, low-
Power down mode (DPS2)	power mode, and the supported wake-up sources include:
	z External reset
	z PORTD Pin level change
	z LPRC Timed wake up (128ms/256ms/512ms/1s)
	Need to pay attention to, from DPS2 The wake-up process is the same as power-on reset


LGT8FX8P Support deep sleep DPS2, In this mode, the system LDO In the power-down state, the core registers, All peripheral controllers and SRAMEtc. are in the power-down state, the data in it will not be maintained.FLASH The storage unit will also be in a power-down state, so DPS2 Mode can achieve low power consumption of the system. Power-down mode can be passed through the portD(PORTD) Wake up on pin change, you can also choose5Level timing wake up. Used to wake upDPS2Because the timer does not support calibration, the accuracy is 15%It is only suitable for low-precision timing wake-up applications.

System from DPS2 Mode wake up, it will be turned on first LDO, This process is the same as the power-on process. The chip will perform a complete power-on reset startup process, load the configuration information, and then run the program from the address pointed to by the reset vector.

except DPS2 In other modes, the internal power supply will not be turned off. During the sleep process, all register information and RAM No data will be lost. After waking up, the core continues execution from the next instruction before sleep.

1/0 1/01/0

1/0 1/0



Schematic diagram of system power management:

As shown in FIG,LGT8FX8P Mainly through the sleep mode controller (SMU)And the clock management unit (CMU)Control

The power consumption of each system. From the level of power saving, we can divide power consumption into 4 Levels:

The first level is through PRR The register controls the working clock of the module, and saves the dynamic power consumption of system operation by turning off the clock of the unused module. Under normal circumstances, the power consumption that this level can save is not obvious.

The second stage is to switch the main clock source to the low-frequency clock, and turn off the unused clock source modules and other analog modules.

This mode can basically get very considerable system running power consumption and sleep power consumption.

The third level is by letting the system enter the power-down mode (DPS1),DPS1 Mode LGT8FX8P Polar standby power consumption can be obtained. After waking up from the power-down mode, the software can passMCUSR The register reads the state before reset.

The fourth level is power-down mode (DPS2), This mode will turn off the core power supply, which can achieve low system power consumption. Because the kernel power is turned off, all data information will be lost in this mode. After waking up, a power-on reset process is executed immediately, and the system restarts from the reset vector.

### AWSON Power management

versus LGT8FX8D Compared to power-down mode DPS2 It is a brand new power consumption mode.DPS2 The mode is used for applications that have higher requirements for sleep power consumption. enterDPS2 After the mode, the system only maintains a static module (AWSON)In the working state, other circuits are in a completely power-down state.

AWSON Module dedicated to responsible DPS2 Mode sleep and wake-up control, AWSON The module is mainly composed of IO Wake-up control logic and a low-power LPRC composition. Software can passIOCWK Register and DPS2R Register implementation pair

### AWSON control.

IOCWK Register is used to control PD0~7 Wake-up function of level change.DPS2R Register is used to control DPS2 Pattern and LPRC Function mode. For specific information, please refer to the register definition section at the end of this section.

use DPS2 Before mode, software settings IOCWK Enable required wake-up IO, Or through DPS2R Register enable LPRC And configure the timing wake-up period, and then pass DPS2R Register DPS2EN Bit enable DPS2 mode. After the setting is completed, the software needs to passSMCR Register settings DPS2 Sleep mode, then execute SLEEP Command to enter sleep.

### Sleep mode and wake-up source

LGT8FX8P stand by 5 A sleep mode, the user can select the appropriate sleep mode according to application requirements. SMCR The register contains the control settings of the sleep mode, and executes SLEEP After the instruction, the core enters sleep mode. In order to obtain a more ideal sleep power consumption, it is recommended to turn off all unused clocks and analog modules before the core enters the sleep mode. But it should be noted that some wake-up sources require a working clock. If you need to use this kind of wake-up source, please keep the relevant clock source

Working status.

Sleep mode and wake-up mode:

Sleep mode		Effective clock						Wake-up	source			
	Inside nuclear Time bell		ADC e Time bell	step e Timo bell		outer	Ground site match Match	TMR2 in	ADC turn change Kno	dog	e <sub>outer</sub> Assume in	Electricity level change Transform
Idle mode (IDLE)		Х	Х	Χ	Х	Χ	Χ	Х	Х	Х	Х	Х
ADC Noise suppression			Х	Χ	Χ	Χ	Χ	Х	Х	Х		Х
Power saving mode (SAVE)				Χ	Χ	Χ	Χ	Х		Х		Х
Power down mode (DPS0) (With RC32K)				Х	Х	Х		X		X		Х
Power down mode (DPS1) (Without RC32K)				Х	Х	Х		Х				Х
Power down mode (DPS2) (Without LDO)												Х

If you need to enter the above 5 A sleep mode, SMCR middle SE Position must be set 1To enable sleep mode control. then Execute one SLEEP Just order. SMCR middle SM0/1/2 Used to select different sleep modes. For specific information, please refer to the description below.

in MCU In sleep mode, if the wake-up source is valid, MCU Will be at 4 Was awakened after three cycles and continued to execute instructions. If the interrupt remains valid, the interrupt will respond immediately and enter the interrupt service subroutine. If in SLEEP A system reset occurred in the mode, MCU It will also be awakened and start execution from the reset vector.

when MCU In Power/Off In mode, the system can pass external interrupt INTO/1 Wake up, after wake up MCU Will be from sleep Continue execution at the previous position.

### Idle mode (IDLE)

when SM2...0 Set as 000, carried out SLEEP After the instruction, MCU Into IDLE mode, IDLE The mode will turn off the core working clock, and other peripherals can work normally.

IDLE The mode can be awakened by external interrupts and internal interrupts. If you don't need to use a comparator and ADC As a wakeup source, it is recommended to turn it off.

IDLE Because the mode only shuts down the clock that the core runs, it does not get a significant reduction in power consumption. IDLE In mode, the kernel will also stop executing and fetching instructions, so the internal program can be reduced FLASH The operating power consumption.

but IDLE The mode has a more flexible wake-up mode, and users can obtain a more ideal operating power consumption by reducing the system main clock and turning off unnecessary modules.

### ADC Noise suppression mode

when SM2...0 Set as 001, carried out SLEEP After the instruction, MCU enter ADC Noise suppression mode. In this mode, the core and most peripherals will stop working, ADC, External Interrupt, TWI Addresses match, WDT And the timer/counter working in asynchronous clock mode 2 All can work normally.

ADC The noise always mode is mainly used for ADC Conversion provides a good working environment. Reduce the high frequency interference of the digital module to the analog conversion. After entering this mode, ADC Sampling conversion will be started automatically, and the converted data will be saved to ADC After the data register, ADC End of conversion interrupt will be MCU From ADC Wake up in noise mode.

#### Power saving mode (Save)

when SM2...0 Set as 010,carried out SLEEP After the instruction,MCU Into Save mode. In this mode, the system will turn off the working clocks of all modules. Because this mode turns off the working clocks of all modules, it can only be awakened through asynchronous mode, external interrupts,TWI Address matching and working in independent clock source mode WDT Both can generate a wake-up signal in this mode.

This mode can turn off all modules except the main clock source. In order to achieve a more ideal operating power consumption, it is recommended to switch the system main clock to internal before entering this mode32K RC Or external 32KHz The low-frequency crystal oscillator is then turned off so the unused clock sources and analog modules are turned off.

#### Power down mode DPS0

when SM[2:0]Set as 110,carried out SLEEP After the instruction,MCU Will enter DPS0 mode. enterDPS0 After, except for the internal 32KHz RC In addition, other clock sources are turned off. This mode can be interrupted by externalINT0/1 Wake up; if enabled WDT The interrupt function can also be passedWDT Realize timing wake-up.

# Power down mode DPS1

when SM[2:0]Set as 011,carried out SLEEP After the instruction,MCU Will enter DPS1 mode. enterDPS1 After that, all clock sources of the system are shut down. This mode can be usedIO The level changes, the watchdog wakes up.

### Power down mode DPS2

Set up SM[2:0] for 111And pass DPSR2 Register DPS2EN Enable AWSON Module, execute SLEEP After the instruction will enter DPS2 mode. enterDPS2 After the mode, the system turns off the kernel power. So the register and RAMThe data will be lost. From DSP2 The wake-up process is the same as the power-on reset process.

DPS2 In the mode, because the core voltage is turned off and the register information is lost, the control state of the port will also be restored to the input state. IO The output driver and pull-up control will also be turned off.

### FLASH Power control and fast wake-up

When the system is in SLEEP After the mode, the kernel will not continue to execute instructions, at this time you can choose to close FLASH Power supply to obtain lower standby power consumption. This function can be passedMCUCR Register FPDEN Bit control realization;

In power-down mode, the system can use external interrupts orWDT Wake-up, in order to filter out possible interference from external signals, the internal wake-up circuit includes a configurable filter circuit, and the user can select an appropriate filter width according to their needs.

The configuration of the filter circuit can be passedMCUCR Register FWKPEN achieve.

## MCUCR[FWKPEN]Filter width control:

FWKPEN	Filter width
0	260us (default)
1	32us

### Register description

# Sleep mode control register- SMCR

		:	SMCR – Sleep	mode cont	rol registe	er					
SMCR: 0x	(33(0x53)			Def	aults: 0	<b>&lt;</b> 00					
Bits				9	M2	SM1	SM0	SE			
R/W		-		F	R/W	R/W	R/W	R/W			
Bit definition											
[0]	SE	Sleep mode enable control bit, set to 1 After executing SLEEP Instruction, the core will enter sleep mode.  SE The bit can protect the system from accidentally entering sleep mode. After waking up, it is recommended to clear it immediatelySE Bit.									
		Sleep mod	selection SM1	SM0	Mode des	scription					
		0	0	0	IDLE r	node					
		0	0	1	ADC Noi	se suppression mo	de				
[3:1]	SM	0	1	0	Save i	mode					
		0	1	1	DPS1	mode					
		1	1	0	DPS0	mode					
		1	1	1	DPS2 mode						
			Others		Keep unused						
[7:4]	-	Keep unu	Keep unused								

# Power saving control register- PRR

				PRR – Power s	aving co	ntrol register					
PRR: 0x6	4					Defaults: 0x00					
PRR	PRTWI	PR	PRTIM2 PRTIM0 - PRTIM1 PRSPI PRUARTO I								
R/W	R/W	F	R/W	R/W	-	R/WR/V	V	R/W	R/W		
Bit definition											
[0]	PRADC Set as 1,shut down ADC The controller clock is set to 1										
[1]	PRUART	0	,shut do	wn USART0 The	clock c	f the module is	s set to 1				
[2]	PRSPI		,shut do	wn SPI The cloc	k of the	module is set	to 1,				
[3]	PRTIM <sup>*</sup>	1	Turn off	the timer/count	ter 1 Th	e clock is kept	unused				
-	-										
[5]	PRTIM	)	Set as 1	, Turn off the t	imer/c	ounter 0 The	clock is				
[6]	PRTIM	2	set to 1	et to 1, Turn off the timer/counter 2 The clock is							
[7]	PRTWI		set to 1	shut down TW,	I Mod	ule clock					

# Power saving control register- PRR1

	PRR1 – Power saving control register 1									
PRR1: 0x65 Defaults: 0x00										
PRR1		PRWDT - PRTIM3 PREFL PRPCI -								
R/W		R/W - R/W R/W -								
Bit definition										
[0]	-	Keep	Keep unused							
[1]	PRPCI	Set as	1, Turn off ex	ternal pin chai	nges and exter	nal interrupt	module clock			
[2]	PREFL	Set a	s 1,shut dowr	n FLASH The o	ontroller inte	erface				
[3]	PRTIM:	3 clock	is set to 1,sh	ut down TMR	3 Controller's	clock				
[4]	-	Keep	unused							
[5]	PRWD <sup>-</sup>	Γ Set a	Set as 1,shut downWDT The counter clock is							
[7:6]	-	reser	ved							

# MCU Control register- MCUCR

			MCUCR -	MCU Control	register				
MCUCR: 0x35(0x55) Defaults: 0x00									
MCUCR	FWKEN	FPDEN	EXRFD	PUD	IRLD	IFAIL	IVSEL	WCE	
R/W	R/W	R/W	N R/W R/W W/O R/O R/W R/W						
Bit definition									
[0]	WCE  MCUCR Update the enable bit, in the update MCUCR Before, you need to set this bit first,  Complete the pairing in cycles MCUCR The update interrupt vector selection bit of the reg								
[1]	IVSEL		that, the interrup			IVBASE			
[2]	IFAIL	0 = Cor	stem configuration informed to load configuration informed to load configuration in the confi	nation passed	ıre flag bit,				
[3]	IRLD	write 1	System configuration	on information will	be reloaded				
[4]	PUD	0 = Er	able global pu	ll-up control					
[5]	EXRFD	0 = E	nal reset filter nable exter gital filter circuit	nal reset (1		l filter			
[6]	FPDEN	0:sys	Flash Power/down Enable control  0:system SLEEP Rear FLASH Keep powered on  1:system SLEEP Rear FLASH Power-off fast wake-up mode enable						
[7]	FWKEN	0:26	ol, only for Po Ous Filter us Filter d	delay	le is valid				

# PD Group wake-up on change control register- IOCWK

	IOCWK – PD Group wake-up on change control register									
IOCWK: 0xAE Defaults: 0x00										
Bits	IOCD7	IOCD6	OCD6 IOCD5 IOCD4 IOCD3 IOCD2 IOCD1 IOCD0							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit definition	Bit definition									
[7:0]	[7:0] IOCWK Set 1 Corresponding bit, enable PD group IO Wake-up on pin change function									

# DPS2 Mode control register- DPS2R

			DPS2R - DPS	52 Mode contr	ol register						
DPS2R: 0	)xAF			Defaults: 0x00							
Bits	-	-	DPS2E LPRCE TOS1 TOS0								
R/W	-	-	-	-	R/W	R/W	R/W	R/W			
Bit definition											
[1:0]	TOS	DPRC Timed  00 = 128  01 = 256  10 = 512  11 = 1s	ms	ngs:							
[2]	LPRCE		control le LPRC Tir e LPRC Tin								
[3]	DPS2E	DPS2 Mode enable control bit  0 = Disable DPS2 mode  1 = Enable DPS2 mode									
[7:4]	-	Keep									

### System control and reset

#### Overview

After the system reset, all I/O The registers are all set to their initial values, and the program is executed from the reset vector.LGT8FX8P Must use a RJMP – The relative jump instruction jumps to the reset handler. If the program does not use interrupts and the interrupt source is not enabled, the interrupt vector will not be used. The interrupt vector area can be used to store the user's program code.

After the reset is effective, all I/O The ports immediately enter their initial state. mostI/O The initial state is input and the internal pull-up resistor is turned off. With analog input functionI/O, Also initialized to a number I/O Features.


When the reset becomes invalid,LGT8FX8P The internal timer counter starts to be used for stretching reset. Stretching the width of the reset signal is used to ensure that the power and clock modules in the system enter a stable state.

#### Reset source

LGT8FX8P A total of six reset sources are supported:

- Z Power-on reset: When the operating voltage of the system is low-voltage internal POR At the reset threshold of the module, the power-on reset
- Z is valid. External reset: A low-level pulse with a certain width on the external reset pin of the chip, the external reset is effective. Watchdog reset:
- Z After the watchdog module is enabled, if the watchdog timer expires, the system will reset. Low voltage reset:LGT8FX8P There is a low voltage
- Z detection module inside (LVD), When the system working power is lower than LVD When the reset threshold is set.MCU It will also be reset.
- Z Software reset: LGT8FX8P There is a dedicated software-triggered reset register inside, the user can reset at any time through this register MCU.
- Z OCD Reset:OCD The reset is issued by the debugger module for direct resetMCU Kernel.


### Reset system structure diagram:



#### Power-on reset

The power-on reset signal is generated by the internal voltage detection circuit. When the system power (VCC)When it is lower than the detection threshold, the power-on reset signal is valid. For the detection threshold of power-on reset, please refer to the electrical parameters section.

The power-on reset circuit can ensure that the chip is in a reset state during the power-on process, and the chip can start to run from a known stable state after power-on. The power-on reset signal will also be expanded by the counter inside the chip to ensure that the internal Kind of analog module, such as RC The oscillator, etc. can enter a stable working state.




#### **External reset**

External reset pin (RSTN)When a low level is applied, the external reset is effective immediately. The width of the low level is greater than the requirement of a small reset

A pulse width. The external reset is an asynchronous reset. Even if the chip does not have a clock, the external reset can still be used


Enough to reset the chip.LGT8FX8P The external reset pin can also be used as a general purpose I/O use. After the chip is powered on, it defaults to an external reset function. The user can turn off the external reset function of this pin through register configuration, so that it can be used as an ordinaryI/O use. For specific use, please refer to IOCR The description part of the register.



### Low voltage detection (LVD)Reset


LGT8FX8P Contains a programmable low-voltage detection (LVD)Circuit.LVD The same is testing VCC Voltage changes, But unlike the power-on reset,LVD You can select the threshold of the detection voltage. The user can directly pass the operationVDTCR

The register selects between different voltage thresholds.LVD The voltage detection circuit has ±10mV-±50mV Hysteresis characteristics, used to filter VCC Voltage jitter. whenLVD After enabling, if VCC The voltage drops to the set reset threshold,LVD The reset will be effective immediately. whenVCC After increasing to above the reset threshold, the internal reset expansion circuit is activated, and the reset will continue to expand at least 1 millisecond.



## Watchdog reset

When the watchdog timer overflows, if the watchdog system reset function is enabled, a periodic system will be generated immediately Reset signal. The common watchdog reset signal is also stretched by the internal delay counter. For detailed operation of the watchdog controller, please refer to the detailed introduction section below.



# Software reset,OCD Reset

Software reset is the user's operation VDTCR The sixth bit of the register is triggered, and the timing of the software reset is the same as the watchdog reset Completely similar. The reset signal is stretched internally16us.


OCD The reset is generated by the debugger unit inside the chip,OCD The reset is generally controlled by a debugger and cannot be triggered by user software OCD Reset.

### Watchdog timer

- Z Clock optional internal 32KHz RC Or internal 32MHz RC of 16 Frequency division (2MHz)
- Z Support interrupt mode, reset mode and reset interrupt mode
- z The timer expires 8 second

LGT8FX8P It contains an enhanced watchdog timer (WDT)Module.WDT The working clock of the timer can be internal 32KHz RC Oscillator, can also be internal 32MHz RC Oscillator 16 Frequency division.WDT After the counter overflows, an interrupt or a system reset signal can be output. In normal use, the software needs to execute a WDR –The watchdog timer reset instruction restarts the counter before overflowing. If the system does not even executeWDR instruction,WDT An interrupt or system reset will be generated.

The structure diagram of the watchdog timer is shown in the figure below



In interrupt mode, WDT An interrupt request signal will be generated after overflow. You can use this interrupt as a wake-up signal in sleep mode, or as a general system timer. For example, you can use this interrupt to limit the execution time of an operation and terminate a current task during overflow. In the system reset mode, WDT A system reset signal is generated immediately after the counter overflows. The typical use is to prevent the system from crashing or running away. The third mode is the reset interrupt mode, which combines interrupt and reset functions. First the system will respondWDT

Interrupt function, exit WDT After interrupting the reset procedure, immediately switch to the reset mode. This function can support saving some key parameter information before resetting.

to preventWDT Was accidentally banned, closedWDT The operation must be carried out in accordance with a strictly defined sequence. The following code describes how to turn off the watchdog timer. The following example assumes that interrupts have been disabled, so that the entire operation flow will not be interrupted.

Sample code of watchdog enable and close operation:

```
Assembly code
WDT_OFF:
  ; Turn off global interrupt
  CLI
  ; Reset watchdog timer
  WDR
  ; Clear WDRF in MCUSR
  IN r16, MCUSR
  ANDI r16, ~(1 << WDRF)
  OUT MCUSR, r16
  ; Write logical one to WDCE and WDE
  ; Keep old Prescaler setting to prevent unintentional time-out
  LDS r16, WDTCSR
  ORI r16, (1 << WDCE) | (1 << WDE)
  STS WDTCSR, r16
  ; Turn off WDT
  LDI r16, (0 << WDE)
  STS WDTCSR, r16
  ; Turn on global interrupt
  SEI
  RET
C Language code
void WDT_OFF(void)
  __disable_interrupt();
  __watchdog_reset();
  /* Clear WDRF in MCUSR */
  MCUSR &= ~(1 << WDRF);
  /* Write logical one to WDCE and WDE */
  /* Keep old Prescaler setting to prevent unintentional time-out */
  WDTCSR |= (1 << WDCE) | (1 << WDE);
  /* Turn off WDT */
  WDTCSR = 0x00;
  __enable_interrupt();
}
```

### [Use suggestions]

in caseWDT If it is accidentally enabled, such as a program running away, the chip will be reset, butWDT It is still enabled. If there is no processing in the user codeWDT, Which will cause the cycle to reset. To avoid this situation, it is recommended that the user software clear the watchdog reset flag bit (WDRF)withWDE Control bit.

The following code describes how to change the timeout value of the watchdog timer.

```
Assembly code
WDT_TOV_Change:
  ; Turn off global interrupt
  ; Reset watchdog timer
  WDR
  ; Start timed sequence
  LDS r16, WDTCSR
  ORI r16, (1 << WDCE) | (1 << WDE)
  STS WDTCSR, r16
  ; - Got for cycles to set the new value from here -;
  Set new time-out value = 64k cycles
  LDI r16, (1 << WDE) | (1 << WDP2) | (1 << WDP0)
  STS WDTCSR, r16
  ; - Finished setting new value, used 2 cycles;
  Turn on global interrupt
  SEI
  RET
C Language code
void WDT_TOV_Change(void) {
  __disable_interrupt();
  __watchdog_reset();
  /* Start timed sequence */
  WDTCSR |= (1 << WDCE) | (1 << WDE);
  /* Set new time-out value = 64K cycles */
  WDTCSR |= (1 << WDE) | (1 << WDP2) | (1 << WDP0);
   __enable_interrupt();
}
```

### [Instructions for use]

ChangingWDP Before configuring the bit, it is recommended to reset the watchdog timer. Because of changesWDP Bit to a relatively small time-out period is likely to cause a watchdog time-out reset.

# Register definition

# Low pressure detection (LVD)Control register- VDTCR

			VDTCR	– LVD Control រ	register					
VDTCR: 0x62 Defaults: 0x00										
Bits	WCE	SWR	-	VDTS2	VDTS1	VDTS0	VDREN	VDTEN		
R/W	R/W	W/R	-	R/W	R/W	R/W	R/W	R/W		
Bit definition										
[0]	VDTEN	Lo	w-voltage detection	n module enable	control,1 Enable,0	) Disable low-				
[1]	VDREN	l vo	voltage reset function enable control,1 Enable,0 Prohibit low pressure							
[4:2]	VDTS	0 0 0 0 1 1 1	tection threshold of 00 = 1.8V 01 = 2.2V 10 = 2.5V 11 = 2.9V 00 = 3.2V 01 = 3.6V 10 = 4.0V 11 = 4.4V	onfiguration bit						
[5]	-	Ke	ep unused							
[6]	SWR	So	ft reset enable bit,	clearing this bit w	vill generate a sof	tware reset				
[7]	WCE	. Us	oTCR Value chang sers are changing Within clock cycles stomatically clear,	VDTCR Before t	R The value of t	ne other bits. A	fter four cyclesV			

# IO Function multiplexing register- PMX2

			PMX2 - IO	Function multiple	xing register					
PMX2: 0xF0 Defaults: 0x00										
Bits	WCE	STSC	1 STSC0	-	-	XIEN	E6EN	C6EN		
R/W	R/W	R/W	/ R/W	-	-	R/W	R/W	R/W		
Bit definition			'							
0	C6EN	N	PC6 The pin defaults to reset function, set this bit to 1 External reset function will be disabled  Yes, after the reset function is disabled, PC6 Can be used as an ordinary I/O use							
1	E6EN	N	PE6 The pin defa	_	•		t to 1, Will clo	se the		
2	XIEN	1	External clock input	enable control						
4:3	-		Keep unused							
5	STSCO	)	Low-speed crystal oscillato	r start control						
6	STSC1		High-speed crystal oscillator startup control							
7	WCE		IOCR Value change		e value of the re	egister, this bit r	nust be written	first 1,in		

After 6 Within clock cycles, change IOCR The value of the other bits. Four cycles
Real© Automatically clear, right IOCR The update operation of the register is invalid.

# MCU Status register- MCUSR

			MCUSR-IO Spe	ecial Function Co	ntrol Register			
MCUSR:	0x34(0x54)			Defaults:	0x00			
Bits	SWDD	-	PDRF	OCDRF	BORF	EXTRF	PORF	
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
Bit definition								
[0]	PORF	Pow	er-on reset flag	յ, write 0 Clear	ed			
[1]	EXTRF	Exte	rnal reset flag, re	eset automatica	lly after power-o	on, or write 0 Cl	ear low	
[2]	BOR	volta	ge detection res	et, power-on re	set automaticall	y clear, or write	0 Clear the	
[3]	WDRI	watc	hdog reset flag,	reset automatio	ally after power	on reset, or wr	ite 0 Cleared	
[4]	OCDRF	OCD	Debugger reset fla	ag, reset automa	tically after power	on reset, or writ	e 0 Cleared from	Power/off Mode
[5]	PDRF	wake	-up flag, please re	fer to the power	management cha	pter for specific o	description. Keep	unused
[6]	-							
[7]	SWDI	SWE prog	D Interface distance of the Interface of the Interface of Interface is closed, SwoidSWDD Mison within four cy	face is closed, face, can be po al programs, a SWD Two occu operation, the	debugging and ulled down dur nd then debug pied I/O The in user needs to	d ISP operatin ing power-on g and ISP oper terface can be update for the	g. If closed in t RESET Way to p ating.SWD After used as a univ	orohibit the er the versal I/O use.

# [Use suggestions]:

In order to use the reset flag information more accurately and effectively, it is recommended that the user try to read the reset flag in the early stage of the program initialization and then

# Clear it.

# Watchdog control status register- WDTCSR

	WDTCSR – WDT Control and status registers									
address:	address: 0x60 Defaults: 0x00									
Bi	t	7	•	6	5	4	3	2	1	0
Nar	ne	WE	DIF	WDIE	WDP3 V	VDTOE	WDE	WDP2	WDP1	WDP0
R/\	V	R/	W	R/W	R/WR/\	N	R/W	R/W	R/W	R/W
Bit	Nam	e	descrip	tion						
			WDT Interrupt flag bit.							
[7]	WE	)IE	wher	when WDT Set when working in interrupt mode and overflow occurs WDIF Bit. when WDT Interrupt						
[/]	[/] VVL		enable bit WDIE for"1"And when the global interrupt is set,WDT An interrupt is generated. carried out							arried out
	WDT Cleared when interruptedWDIF Bit, rightWDIF Bit write"1"This bit can also				so be cleared.					
[6]	WE	ΝΈ	WD1	Interrupt en	able control b	oit.				
[0]	VVL	/1L	When setWDIE Bit is"1", And when the global interrupt is set,WDT The interrupt is enabled.							

		When setWDIE Bit is"0"Ti	•		the following table.			
		WDE	WDE WDIE mode Action after overflow					
		0	0	Stop	no			
		0	1	Interrupt mode	Interrupt			
		1	0	Reset mode	Reset			
		1	1	Interrupt reset mode	Reset after interrupt			
[5]	WDP3	WDT Prescaler factor selowDP[3]withWDP[2:0]com The overflow period.	npositionWDT Pre		tWDP[3:0]To setWDT			
[4]	WDTOE	WDT Turn off the enable control bit.  Should beWDE When the bit is cleared, WDTOE Bit must be set, otherwiseWDT Will not be closed.						
[3]	WDF	whenWDTOE After the bit i	s set, the hardware	will 4 Cleared after clock of	cyclesWDTOE Bit.			
[5]	WDL	WDT Enable control bit.  When set WDE Bit is"1"Time,WDT Is enabled. When setWDE Bit is"0"Time, WDT banned. only at WDTOE Position WDE To be cleared. To turn off the enabled  WDT, Must operate in accordance with the following sequence:  1. Set at the same timeWDTOE withWDE Bit evenWDE Has been set and must be checked before the shutdown operation starts.WDE Bit write"1";  2. In the following 4 Within clock cycles, WDE Bit write"0". This will close WDT.  when WDE Bit is"1"And WDT Set after overflow resets the system WDT Reset system flagWDRF(lie in MCUSR register). whenWDRF Set when bit is setWDE Bit. So to clearWDE Bit, must be cleared firstWDRF Bit.						
[2:0]	WDP	WDT Prescaler factor selec	tion control.					
		Used to set WDT The overflow		•	•			

# Watchdog prescaler selection list:

WDP3	WDP2	WDP1	WDP0	Watchdog timer	32KHz	2MHz
WDF3	WDFZ	WDFI	VVDFU	Number of overflow cycles	clock	clock
0	0	0	0	2K cycles	64ms	1ms
0	0	0	1	4K cycles	128ms	2ms
0	0	1	0	8K cycles	256ms	4ms
0	0	1	1	16K cycles	512ms	8ms
0	1	0	0	32K cycles	1s	16ms
0	1	0	1	64K cycles	2s	32ms
0	1	1	0	128K cycles	4s	64ms
0	1	1	1	256K cycles	8s	128ms
1	0	0	0	512K cycles	16s	256ms
1	0	0	1	1024K cycles	32s	512ms

1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

### Interrupts and interrupt vectors

- z 28 Interrupt sources
- z Programmable vector start address

LGT8F88P/168P/328P The interrupt resources are basically the same, the main differences are:LGT8F88P The interrupt vector is 1 Instruction words (16 Bit), while LGT8F168P/328P The interrupt vector is 2 Instruction words.

# LGT8F88P Interrupt vector list

# LGT8F88P List of interrupt vectors:

1	Numbering	Vector address	Interrupt source signal	Interrupt source description		
SWD Debug reset, low voltage reset	1 0,0000		DECET	External reset, power-on reset, watchdog reset,		
3	1 000000		KESET	SWD Debug reset, low voltage reset		
PCIO	2	0x0001	INT0	External interrupt request 0		
S	3	0x0002	INT1	External interrupt request 1		
6         0x0005         PCI2         Pin level interrupt 2           7         0x0006         WDT         Watchdog overflow interrupt           8         0x0007         TC2 COMPA         Timer 2 Comparison match A Interrupt           9         0x0008         TC2 COMPB         Timer 2 Comparison match B Interrupt           10         0x0009         TC2 OVF         Timer 2 Overflow interrupt           11         0x000A         TC1 CAPT         Timer 1 Input capture interrupt           12         0x000B         TC1 COMPA         Timer 1 Comparison match A Interrupt           13         0x000C         TC1 COMPB         Timer 1 Comparison match B Interrupt           14         0x000D         TC1 OVF         Timer 1 Overflow interrupt           15         0x000E         TC0 COMPA         Timer 0 Comparison match A Interrupt           16         0x000F         TC0 COMPB         Timer 0 Comparison match B Interrupt           17         0x0010         TC0 OVF         Timer 0 Comparison match B Interrupt           18         0x0011         SPI STC         SPI End of serial transmission interrupt           19         0x0012         USART RXC         USART Data register empty interrupt           10         0x0013         USART TXC         USART	4	0x0003	PCI0	Pin level interrupt 0		
7         0x0006         WDT         Watchdog overflow interrupt           8         0x0007         TC2 COMPA         Timer 2 Comparison match A Interrupt           9         0x0008         TC2 COMPB         Timer 2 Comparison match B Interrupt           10         0x0009         TC2 OVF         Timer 2 Overflow interrupt           11         0x000A         TC1 CAPT         Timer 1 Input capture interrupt           12         0x000B         TC1 COMPA         Timer 1 Comparison match A Interrupt           13         0x000C         TC1 OVF         Timer 1 Overflow interrupt           14         0x000D         TC1 OVF         Timer 1 Overflow interrupt           15         0x000E         TC0 COMPA         Timer 0 Comparison match A Interrupt           16         0x000F         TC0 COMPB         Timer 0 Comparison match B Interrupt           17         0x0010         TC0 OVF         Timer 0 Comparison match B Interrupt           18         0x0011         SPI STC         SPI End of serial transmission interrupt           19         0x0012         USART RXC         USART Receive end interrupt           10         0x0013         USART UDRE         USART Data register empty interrupt           10         0x0014         USART TXC         USART	5	0x0004	PCI1	Pin level interrupt 1		
8         0x0007         TC2 COMPA         Timer 2 Comparison match A Interrupt           9         0x0008         TC2 COMPB         Timer 2 Comparison match B Interrupt           10         0x0009         TC2 OVF         Timer 2 Overflow interrupt           11         0x000A         TC1 CAPT         Timer 1 Input capture interrupt           12         0x000B         TC1 COMPA         Timer 1 Comparison match A Interrupt           13         0x000C         TC1 COMPB         Timer 1 Comparison match B Interrupt           14         0x000D         TC1 OVF         Timer 1 Overflow interrupt           15         0x000E         TC0 COMPA         Timer 0 Comparison match A Interrupt           16         0x000F         TC0 COMPB         Timer 0 Comparison match B Interrupt           17         0x0010         TC0 COMPB         Timer 0 Comparison match B Interrupt           18         0x0011         SPI STC         SPI End of serial transmission interrupt           19         0x0012         USART RXC         USART Receive end interrupt           20         0x0013         USART UDRE         USART Data register empty interrupt           10x0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	6	0x0005	PCI2	Pin level interrupt 2		
9 0x0008 TC2 COMPB Timer 2 Comparison match B Interrupt 10 0x0009 TC2 OVF Timer 2 Overflow interrupt 11 0x000A TC1 CAPT Timer 1 Input capture interrupt 12 0x000B TC1 COMPA Timer 1 Comparison match A Interrupt 13 0x000C TC1 COMPB Timer 1 Comparison match B Interrupt 14 0x000D TC1 OVF Timer 1 Overflow interrupt 15 0x000E TC0 COMPA Timer 0 Comparison match A Interrupt 16 0x000F TC0 COMPB Timer 0 Comparison match B Interrupt 17 0x0010 TC0 OVF Timer 0 Overflow interrupt 18 0x0011 SPI STC SPI End of serial transmission interrupt 19 0x0012 USART RXC USART Receive end interrupt 10 0x0013 USART UDRE USART Data register empty interrupt 10 0x0014 USART TXC USART End of transmission interrupt 10 0x0015 ADC ADC End of conversion interrupt 10 0x0016 EE_RDY EEPROMReady interrupt 11 0x0017 ANA_COMP Analog comparator 0 Interrupt 12 0x0018 TWI Two-wire serial interface interrupt 13 0x0019 ANA_COMP1 Analog comparator 1 Interrupt 14 0x0019 ANA_COMP1 Analog comparator 1 Interrupt 15 0x0016 Keep	7	0x0006	WDT	Watchdog overflow interrupt		
10	8	0x0007	TC2 COMPA	Timer 2 Comparison match A Interrupt		
11 0x000A TC1 CAPT Timer 1 Input capture interrupt 12 0x000B TC1 COMPA Timer 1 Comparison match A Interrupt 13 0x000C TC1 COMPB Timer 1 Comparison match B Interrupt 14 0x000D TC1 OVF Timer 1 Overflow interrupt 15 0x000E TC0 COMPA Timer 0 Comparison match A Interrupt 16 0x000F TC0 COMPB Timer 0 Comparison match A Interrupt 17 0x0010 TC0 OVF Timer 0 Overflow interrupt 18 0x0011 SPI STC SPI End of serial transmission interrupt 19 0x0012 USART RXC USART Receive end interrupt 20 0x0013 USART UDRE USART Data register empty interrupt 10 0x0014 USART TXC USART End of transmission interrupt 10 0x0015 ADC ADC End of conversion interrupt 10 0x0016 EE_RDY EEPROMReady interrupt 10 0x0017 ANA_COMP Analog comparator 0 Interrupt 11 0x0018 TWI Two-wire serial interface interrupt 12 0x0019 ANA_COMP1 Analog comparator 1 Interrupt 12 0x0011	9	0x0008	TC2 COMPB	Timer 2 Comparison match B Interrupt		
12	10	0x0009	TC2 OVF	Timer 2 Overflow interrupt		
13  0x000C TC1 COMPB Timer 1 Comparison match B Interrupt 14  0x000D TC1 OVF Timer 1 Overflow interrupt 15  0x000E TC0 COMPA Timer 0 Comparison match A Interrupt 16  0x000F TC0 COMPB Timer 0 Comparison match B Interrupt 17  0x0010 TC0 OVF Timer 0 Overflow interrupt 18  0x0011 SPI STC SPI End of serial transmission interrupt 19  0x0012 USART RXC USART Receive end interrupt 20  0x0013 USART UDRE USART Data register empty interrupt 10x0014 USART TXC USART End of transmission interrupt 10x0015 ADC ADC End of conversion interrupt 10x0016 EE_RDY EEPROMReady interrupt 10x0017 ANA_COMP Analog comparator 0 Interrupt 10x0-wire serial interface interrupt 10x0-wire serial interface interrupt 10x0-wire serial interface interrupt 10x0-wire serial interrupt	11	0x000A	TC1 CAPT	Timer 1 Input capture interrupt		
14 0x000D TC1 OVF Timer 1 Overflow interrupt 15 0x000E TC0 COMPA Timer 0 Comparison match A Interrupt 16 0x000F TC0 COMPB Timer 0 Comparison match B Interrupt 17 0x0010 TC0 OVF Timer 0 Overflow interrupt 18 0x0011 SPI STC SPI End of serial transmission interrupt 19 0x0012 USART RXC USART REceive end interrupt 20 0x0013 USART UDRE USART Data register empty interrupt 10 0x0014 USART TXC USART End of transmission interrupt 11 0x0015 ADC ADC End of conversion interrupt 12 0x0016 EE_RDY EEPROMReady interrupt 13 0x0017 ANA_COMP Analog comparator 0 Interrupt 14 0x0018 TWI Two-wire serial interface interrupt 15 0x0018 TWI Two-wire serial interface interrupt 16 0x0019 ANA_COMP1 Analog comparator 1 Interrupt 17 0x001A - Keep	12	0x000B	TC1 COMPA	Timer 1 Comparison match A Interrupt		
15 OXOOOE TCO COMPA Timer 0 Comparison match A Interrupt 16 OXOOOF TCO COMPB Timer 0 Comparison match B Interrupt 17 OXOO10 TCO OVF Timer 0 Overflow interrupt 18 OXOO11 SPI STC SPI End of serial transmission interrupt 19 OXOO12 USART RXC USART Receive end interrupt 20 OXOO13 USART UDRE USART Data register empty interrupt 10 OXOO14 USART TXC USART End of transmission interrupt 11 OXOO15 ADC ADC End of conversion interrupt 12 OXOO16 EE_RDY EEPROMReady interrupt 13 OXOO17 ANA_COMP Analog comparator 0 Interrupt 14 OXOO18 TWI Two-wire serial interface interrupt 15 OXOO18 TWI Two-wire serial interface interrupt 16 OXOO19 ANA_COMP1 Analog comparator 1 Interrupt 17 OXOO1A - Keep	13	0x000C	TC1 COMPB	Timer 1 Comparison match B Interrupt		
16 0x000F TC0 COMPB Timer 0 Comparison match B Interrupt 17 0x0010 TC0 OVF Timer 0 Overflow interrupt 18 0x0011 SPI STC SPI End of serial transmission interrupt 19 0x0012 USART RXC USART Receive end interrupt 20 0x0013 USART UDRE USART Data register empty interrupt twenty one 0x0014 USART TXC USART End of transmission interrupt twenty two 0x0015 ADC ADC End of conversion interrupt twenty three 0x0016 EE_RDY EEPROMReady interrupt twenty four 0x0017 ANA_COMP Analog comparator 0 Interrupt 25 0x0018 TWI Two-wire serial interface interrupt 26 0x0019 ANA_COMP1 Analog comparator 1 Interrupt 27 0x001A - Keep	14	0x000D	TC1 OVF	Timer 1 Overflow interrupt		
17         0x0010         TC0 OVF         Timer 0 Overflow interrupt           18         0x0011         SPI STC         SPI End of serial transmission interrupt           19         0x0012         USART RXC         USART Receive end interrupt           20         0x0013         USART UDRE         USART Data register empty interrupt           twenty one         0x0014         USART TXC         USART End of transmission interrupt           twenty two         0x0015         ADC         ADC End of conversion interrupt           twenty three         0x0016         EE_RDY         EEPROMReady interrupt           twenty four         0x0017         ANA_COMP         Analog comparator 0 Interrupt           25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	15	0x000E	TC0 COMPA	Timer 0 Comparison match A Interrupt		
18 0x0011 SPI STC SPI End of serial transmission interrupt 19 0x0012 USART RXC USART REceive end interrupt 20 0x0013 USART UDRE USART Data register empty interrupt twenty one 0x0014 USART TXC USART End of transmission interrupt twenty two 0x0015 ADC ADC End of conversion interrupt twenty three 0x0016 EE_RDY EEPROMReady interrupt twenty four 0x0017 ANA_COMP Analog comparator 0 Interrupt 25 0x0018 TWI Two-wire serial interface interrupt 26 0x0019 ANA_COMP1 Analog comparator 1 Interrupt 27 0x001A - Keep	16	0x000F	TC0 COMPB	Timer 0 Comparison match B Interrupt		
19         0x0012         USART RXC         USART Receive end interrupt           20         0x0013         USART UDRE         USART Data register empty interrupt           twenty one         0x0014         USART TXC         USART End of transmission interrupt           twenty two         0x0015         ADC         ADC End of conversion interrupt           twenty three         0x0016         EE_RDY         EEPROMReady interrupt           twenty four         0x0017         ANA_COMP         Analog comparator 0 Interrupt           25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	17	0x0010	TC0 OVF	Timer 0 Overflow interrupt		
20 0x0013 USART UDRE USART Data register empty interrupt  twenty one 0x0014 USART TXC USART End of transmission interrupt  twenty two 0x0015 ADC ADC End of conversion interrupt  twenty three 0x0016 EE_RDY EEPROMReady interrupt  twenty four 0x0017 ANA_COMP Analog comparator 0 Interrupt  25 0x0018 TWI Two-wire serial interface interrupt  26 0x0019 ANA_COMP1 Analog comparator 1 Interrupt  27 0x001A - Keep	18	0x0011	SPI STC	SPI End of serial transmission interrupt		
twenty one         0x0014         USART TXC         USART End of transmission interrupt           twenty two         0x0015         ADC         ADC End of conversion interrupt           twenty three         0x0016         EE_RDY         EEPROMReady interrupt           twenty four         0x0017         ANA_COMP         Analog comparator 0 Interrupt           25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	19	0x0012	USART RXC	USART Receive end interrupt		
twenty two         0x0015         ADC         ADC End of conversion interrupt           twenty three         0x0016         EE_RDY         EEPROMReady interrupt           twenty four         0x0017         ANA_COMP         Analog comparator 0 Interrupt           25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	20	0x0013	USART UDRE	USART Data register empty interrupt		
twenty three         0x0016         EE_RDY         EEPROMReady interrupt           twenty four         0x0017         ANA_COMP         Analog comparator 0 Interrupt           25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	twenty one	0x0014	USART TXC	USART End of transmission interrupt		
twenty four         0x0017         ANA_COMP         Analog comparator 0 Interrupt           25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	twenty two	0x0015	ADC	ADC End of conversion interrupt		
25         0x0018         TWI         Two-wire serial interface interrupt           26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	twenty three	0x0016	EE_RDY	EEPROMReady interrupt		
26         0x0019         ANA_COMP1         Analog comparator 1 Interrupt           27         0x001A         -         Keep	twenty four	0x0017	ANA_COMP	Analog comparator 0 Interrupt		
27 0x001A - Keep	25	0x0018	TWI	Two-wire serial interface interrupt		
20	26	0x0019	ANA_COMP1	Analog comparator 1 Interrupt		
DOTE DOTE	27	0x001A	-	Keep		
28 0x001B PCI3 Pin level interrupt 3	28	0x001B	PCI3	Pin level interrupt 3		
29 0x001C PCI4 Pin level interrupt 4	29	0x001C	PCI4	Pin level interrupt 4		
30 0x001D TC3_INT Timer 3 Interrupt	30	0x001D	TC3_INT	Timer 3 Interrupt		

# LGT8F168P/328P Interrupt vector list

LGT8F168P/328P List of interrupt vectors:

Numbering	Vector address	Interrupt source signal	Interrupt source description
1	0x0000	RESET	External reset, power-on reset, watchdog reset,
I	0x0000	KESET	SWD Debug reset, low voltage reset
2	0x0002	INT0	External interrupt request 0
3	0x0004	INT1	External interrupt request 1
4	0x0006	PCI0	Pin level interrupt 0
5	0x0008	PCI1	Pin level interrupt 1
6	0x000A	PCI2	Pin level interrupt 2
7	0x000C	WDT	Watchdog overflow interrupt
8	0x000E	TC2 COMPA	Timer 2 Comparison match A Interrupt
9	0x0010	TC2 COMPB	Timer 2 Comparison match B Interrupt
10	0x0012	TC2 OVF	Timer 2 Overflow interrupt
11	0x0014	TC1 CAPT	Timer 1 Input capture interrupt
12	0x0016	TC1 COMPA	Timer 1 Comparison match A Interrupt
13	0x0018	TC1 COMPB	Timer 1 Comparison match B Interrupt
14	0x001A	TC1 OVF	Timer 1 Overflow interrupt
15	0x001C	TC0 COMPA	Timer 0 Comparison match A Interrupt
16	0x001E	TC0 COMPB	Timer 0 Comparison match B Interrupt
17	0x0020	TC0 OVF	Timer 0 Overflow interrupt
18	0x0022	SPI STC	SPI End of serial transmission interrupt
19	0x0024	USART RXC	USART Receive end interrupt
20	0x0026	USART UDRE	USART Data register empty interrupt
twenty one	0x0028	USART TXC	USART End of transmission interrupt
twenty two	0x002A	ADC	ADC End of conversion interrupt
twenty three	0x002C	EE_RDY	EEPROMReady interrupt
twenty four	0x002E	ANA_COMP	Analog comparator interrupt
25	0x0030	TWI	Two-wire serial interface interrupt
26	0x0032	ANA_COMP1	Analog comparator 1 Interrupt
27	0x0034	-	Keep
28	0x0036	PCI3	Pin level interrupt 3
29	0x0038	PCI4	Pin level interrupt 4
30	0x003A	TC3_INT	Timer 3 Interrupt

LGT8FX8P Reset vector slave address 0x0000 Begin execution. Except for the reset vector, other vector addresses can be communicated PasscuCR In the register IVSEL as well as IVBASE The register is redirected to 512 The byte-aligned start address.

### Interrupt vector processing

The following code only LGT8F88P As an example, it is used to illustrate reset and interrupt vector programming, for reference only:

Assembly code example – LGT8F88P							
address	Code	Description					
0x000	RJMP RESET	Reset vector					
0x001	RJMP EXT_INT0	External Interrupt 0					
0x002	RJMP EXT_INT1	External Interrupt 1					
0x003	RJMP PCINTO	Pin change interrupt 0					
0x004	RJMP PCINT1	Pin change interrupt 1					
0x005	RJMP PCINT2	Pin change interrupt 2					
0x006	RJMP WDT	Watchdog timer interrupt					
0x007	RJMP TIM2_COMPA	Timer 2 Comparison match A Group					
0x008	RJMP TIM2_COMPB	interrupt timer 2 Comparison match B					
0x009	RJMP TIM2_OVF	Group interrupt timer 2 Overflow interrupt					
0x00A	RJMP TIM1_CAPT	Timer 1 Capture interrupt					
0x00B	RJMP TIM1_COMPA	Timer 1 Comparison match A Group					
0x00C	RJMP TIM1_COMPB	interrupt timer 1 Comparison match B					
0x00D	RJMP TIM1_OVFR	Group interrupt timer 1 Overflow interrupt					
0x00E	RJMP TIM0_COMPA	Timer 0 Comparison match A Group					
0x00F	RJMP TIM0_COMPB	interrupt timer 0 Comparison match B					
0x010	RJMP TIM0_OVF	Group interrupt timer 0 Overflow interrupt					
0x011	RJMP SPI_STC	SPI Transfer complete interrupt					
0x012	RJMP USART_RXC	USART Receive complete interrupt					
0x013	RJMP USART_UDRE	USART Data register empty interrupt					
0x014	RJMP USART_TXC	USART Send complete interrupt					
0x015	RJMP ADC	ADC Conversion complete interrupt					
0x016	RJMP EE_RDY	EEPROMThe controller is ready to interrupt					
0x017	RJMP ANA_COMP	Comparator interrupt					
0x018	RJMP TWI	TWI Controller interrupt					
0x019	NOP	Reserved address					
0x01A	NOP	Reserved address					
0x01B	RJMP PCI3	Pin change interrupt 3					
;							
0x01C ( <b>RESET :)</b>	LDI r16, high(RAMEND)	The main program starts					
0x01D	OUT SPH, r16	Set the stack pointer to RAMTop address					
0x01E	LDI r16, low(RAMEND)						
0x01F	OUT SPL, r16						
0x020	SEI	Enable global interrupt					
0x021							

# Register definition

# MCU Control register- MCUCR

	MCUCR – MCU Control register									
MCUCR:	0x35(0x55)			Defaults	: 0x00					
MCUCR	FWKEN	FPDEN	EXRFD	PUD	IRLD	IFAIL	IVSEL	WCE		
R/W	R/W	R/W	R/W	R/W	W/O	R/O	R/W	R/W		
Bit definition										
[0]	WCE		MCUCR Update the enable bit, in the update MCUCR Before, you need to set this bit first, and then 6  Complete the pairing in cycles MCUCR The update interrupt vector selection bit of the register, this position							
[1]	IVSEL		•	ot vector address		IVBASE				
[2]	IFAIL	0 = Con	The system configuration bit loading failure flag bit,  0 = Configuration information passed  1 = Failed to load configuration information							
[3]	IRLD	write 1 S	write 1 System configuration information will be reloaded							
[4]	PUD	0 = En	Global pull-up prohibition bit  0 = Enable global pull-up control  1 = Close all IO Pull-up resistor							
[5]	EXRFD	0 = E	external reset filter disable bit  0 = Enable external reset (190us)Digital filter  1 = Digital filter circuit with external reset disabled							
[6]	FPDEN	0:sys	Flash Power/down Enable control  0:system SLEEP Rear FLASH Keep powered on  1:system SLEEP Rear FLASH Power-off fast wake-up mode enable							
[7]	FWKEN	0:26	control, only for Power/Off Mode is valid 0:260us Filter delay 1:32us Filter delay							

# Interrupt vector base address register- IVBASE

	IVBASE – Interrupt vector base address register						
IVBASE: 0	0x75		Defaults: 0x00				
IVBASE [7:0]							
R/W		R/W					
Bit definition							
[7:0]	IVBASE	base address in 512 Re	e interrupt vector (except the reset vector) will be IVBASE As the emap on the byte page.  ss of the interrupt vector is: (IVBASE << 8) + table 1 Corresponding				

### External Interrupt

- Z 2 External interrupt source
- Z Configurable level or edge trigger interrupt
- Z Can be used as a wake-up source in sleep mode

### Overview

External interrupts are caused by INTO with INT1 Pin trigger. As long as the external interrupt is enabled, even this2 The configuration of a pin as an output can also trigger an interrupt. This can be used to generate software interrupts. External interrupts can be triggered by rising edge, falling edge or low level, controlled by the external interrupt control registerEICRA To configure. When the external interrupt is enabled and configured as level trigger (onlyINT0 with INT1 Pin), as long as the pin level is low, the interrupt will always be generated.INT0 with INT1 Needed for interrupt trigger on rising or falling edge of the pin IOThe clock works normally, and INT0with INT1The low-level trigger interrupts of the pins are all detected asynchronously. In addition to idle mode, other sleep modesIO The clock is stopped. So this2 Each external interrupt can be used as a wake-up source in other sleep modes except idle mode.

If level-triggered interrupt is used as a wake-up source in power saving mode, the changed level must be maintained for a certain period of time to wake upMCUTo reduce MCU Sensitivity to noise. The required level must be maintained long enough forMCU End the wake-up process,

Then trigger the level interrupt.

### Register definition

# Register list

register	address	Defaults	description
EICRA	0x69	0x00	External interrupt control register A
EIMSK	0x3D	0x00	External interrupt mask register
EIFR	0x3C	0x00	External interrupt flag register

### External interrupt control register A- EICRA

	EICRA - External interrupt control register A							
address: 0>	address: 0x69 Defaults: 0x00							
Bit	7	6	5	4	3	2	1	0
Name	-	-	-	_	ISC11	ISC10	ISC01	ISC00
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	Name	description	description					
7:4	-	Reserved.						
3	ISC11	INT1 The pin	interrupt trigg	er mode conti	ol bit is high.			
2	ISC10	INT1 The low b	oit of pin interru	pt trigger mode	control bit.			
		When the glob	al interrupt is s	et and GICR Wh	en the correspo	nding interrupt	mask control bit	of the
		register is set,	register is set, the external interrupt 1 by INT1 The pin is excited. The interrupt trigger mode is described in					
		the table. Before edge detectionMCU Sample first INT1 The level on the pin. If edge trigger mode or level						
		change trigger	mode is selecte	ed, then the du	ation is greater	than1 A pulse o	f one system clo	ck cycle will
		trigger an inte	rrupt, and a pul	se that is too sh	ort cannot guar	antee an interru	pt. If you choos	e low power

		Level trigger mode, then the low level must be maintained until the current instruction execution is completed before triggering the interrupt.
1	ISC01	INT0 The pin interrupt trigger mode control bit is high.
0	ISC00	INT0 The low bit of pin interrupt trigger mode control bit.
		When the global interrupt is set and GICR When the corresponding interrupt mask control bit of the register is set,
		the external interrupt 0 by INT0 The pin is excited. The interrupt trigger mode is described in the table. Before edge
		detectionMCU Sample first INTO The level on the pin. If edge trigger mode or level change trigger mode is selected,
		then the duration is greater than 1 A pulse of one system clock cycle will trigger an interrupt, and a pulse that is too
		short cannot guarantee an interrupt. If the low level trigger mode is selected, then the low level must be maintained
		until the current instruction execution is completed before triggering the interrupt.

External Interrupt 1 The trigger mode is shown in the table below.

External Interrupt 1 Trigger mode control

ISC1[1:0]	description
0	External pin INT1 Low level trigger
1	External pin INT1 Rising or falling edge trigger
2	External pin INT1 Falling edge trigger
3	External pin INT1 Rising edge trigger

External Interrupt 0 The trigger mode is shown in the table below.

External Interrupt 0 Trigger mode control

ISC0[1:0]	description
0	External pin INT0 Low level trigger
1	External pin INT0 Rising or falling edge trigger
2	External pin INT0 Falling edge trigger
3	External pin INT0 Rising edge trigger

### External interrupt mask register- EIMSK

EIMSK - External interrupt mask register									
address: 0x3D Defaults: 0x00									
Bit	7	6	5	4	3 2		1	0	
Name	-	-	-	-	-	-	INT1	INT0	
R/W	-	-	-	-	-	-	R/W	R/W	
Bit	Name	description							
7:2	-	Keep							
1	INT1	When set INT the wake-up for changes accor	unction is enab	the global inte led. even ifINT1 rupt will be ge	rrupt is set, the e	gured as an ou	tput, as long as	the pin level	

0	INT0	External pin 0 Interrupt enable control bit.
		When set INT0 Bit is"1"When the global interrupt is set, the external pin 0 The interrupt is enabled and
		the wake-up function is enabled. even ifINT0 The pin is configured as an output, as long as the pin level
		changes accordingly, an interrupt will be generated.
		When set INTO Bit is "0"When the external pin 0 The interrupt is disabled, and the wake-up function is also disabled.

# External interrupt flag register- EIFR

EIFR - External interrupt flag register									
address: 0x3C					Defau	lts: 0x00			
Bit	7	6	6 5 4 32 1 0						
Name	-	-	-	-	-	-	INTF1	INTF0	
R/W	-	-	-	-	-	-	R/W	R/W	
Bit	Name	description							
7:2	-	Reserved.							
1	INTF1	When an edge external pin1 t And the global service routine	Not set when in	ernal pin 1 Whe terrupted INTF is set, an extern TF1 Will be auto	Bit. If the exte	ernal pin1 Interi	rupt enable INT	1EN Bit is"1"	
0	INTFO	External pin 0 Interrupt flag bit.  When an edge triggers an external pin 0 When interrupted,INTF0 Is set. When the low level triggers the external pin0 Not set when interrupted INTF0 Bit. If the external pin0 Interrupt enable INT0EN Bit is"1"  And the global interrupt flag is set, an external pin will be generated 0 Interrupted. When this interrupt service routine is executedINTF0 Will be automatically cleared, or INTF0 Bit write  "1"This bit can also be cleared.							

### Computing accelerator (uDSC)

- Z 16 Bit storage mode (LD/ST)
- Z 32 Bit accumulator (DX)
- Z Single cycle 16 Bit multiplier (MUL) 32 Bit
- Z arithmetic logic operation unit (ALU)
- Z 16 Bit saturation operation (SD)
- z 8 cycle 32/16 Divider
- Z Single cycle multiply-add/multiply-subtract operations (MAC/MSC)


#### Overview

Digital Computing Accelerator (uDSC) As LGT8XM A computing co-processing module of the kernel, with LGT8XM Kernel

16 Bit LD/ST Pattern to achieve a 16 Bit digital signal processing unit. Can meet most of the control digital signals deal with.

uDSC Function internal and function:

- 1. 16 Bit operand register DX/DY
- 2. 32 Bit accumulation register DA
- 3. Single cycle 17 Bit multiplier (can be implemented 16 Bit with/unsigned multiplication operation)
- 4. 32 Bit ALU (can be realised 16/32 Bit addition, subtraction and shift operations)
- $5.\,16$  Bit saturation operation (used to store the result of the operation in RAMspace)
- 6. 32/16 Divider,8 Completion of calculations in cycles




uDSC Structure chart

### 16 Bit LD/ST Operating mode

To improve uDSC The efficiency of processing large amounts of data,LGT8XM The kernel implements a dedicated 16 Bit LD/ST Storage channel, you can use LDD/STD Instructions efficiently in uDSC versus SRAMAnd general register files 16 Bit data exchange.

In order not to disrupt normalLD/STCommand system,LGT8XMKernelSRAMSpace remapped to0x2100~0x28FF. useLD/ST Instruction from 0x2100~0x28FF Space access SRAMWhen the kernel is automatically turned on 16 Bit LD/ST Function, hit OP&AMversus uDSC Direct access channel between. The picture below is

LGT8XMThe kernel's data space address distribution:



As shown in FIG,LGT8XMThe kernel can be used by LD/ST Instructions in uDSC of DX/DY/DA Register and SRAMDirectly between 16 Bit data storage access. SimultaneouslyuDSC The internal registers are also mapped to I/O Space, visit uDSC The register is divided into 8/16 Two modes.

uDSC In addition to the internal calculation DX/DY/DA In addition to the register, it also contains another 2 A 8 Bit register: uDSC Control status register CSR And arithmetic instruction register IR.CSR/IR Can only pass I/O Space is accessed in bytes; access DX/DY/AL/AH When 16 Bit pattern. can useIN/OUT as well as LD/ST/LDD/STD/LDS/STD Wait for instruction to visit.

uDSC The related control status and data registers are mapped to IO Space, direct use IN/OU Instruction addressing can be completed in one instruction cycle 8/16 Bit data access.

CSRFor controluDSC Work mode and record the currentuDSCThe status flag bit of the execution operation.IRcontroluDSC

The specific operation implemented.uDSC Most of the operations supported will be completed in one cycle, and the division operation requires 7 Wait cycles, you can also pass CSR The flag bit in the register judges whether the current division operation is completed.

standard LD/ST Instruction use LGT8XM The internal general working register is used as LD/ST Data using X/Y/Z

As the target address. When the target address falls on16 Bit SRAM When mapping space, at this time LD/ST The meaning of the instruction operand has changed, where X/Y/Z Still as the target address, the meaning of general working register addressing is based on uDSC The mapping mode will be handled in two ways.uDSC The mapping mode only applies to 0x2100~0x28FF Address access. Mapping mode passedCSR


Register 6 Bit (MM)Set up.

16 Bit LD/ST In mode, the command"LDD Rn, Z+q" Means to put [Z]Address 16 Bit data loaded into uDSC In the data register, and then Z Add an offset to the value of "Q". HereRn The meaning and mapping mode CSR[MM]Off

	LDD Rn, Z/Y+q									
CSR[MM]	[Z+q]	Opcode	Operations							
		LDD R0, Z+q	DX = [Z]; Z = Z + q; R0 kept unchanged							
0	0x2100~0x28FF	LDD R1, Z+q	DY = [Z]; Z = Z + q; R1 kept unchanged							
U	0x2100~0x28FF	LDD R2, Z+q	AL = [Z]; Z = Z + q; R2 kept unchanged							
		LDD R3, Z+q	AH = [Z] ; Z = Z + q; R3 kept unchanged							
			{Rn} address for DX/DY/AL/AH in I/O region							
1	0x2100~0x28FF	LDD Rn, Z+q	[DX/DY/AL/AY] = [Z]; Z = Z + q							
			Rn keep unchanged							
		STD Ri	n, Z/Y+q							
		STD Z+q, R0	[Z] = DX; Z = Z + q; R0 kept unchanged							
		STD Z+q, R1	[Z] = DY; Z = Z + q; R1 kept unchanged							
0	0x2100~0x28FF	STD Z+q, R2	[Z] = AL; Z = Z + q; R2 kept unchanged							
		STD Z+q, R3	[Z] = AH; Z = Z + q; R3 kept unchanged							
		STD Z+q, R4	[Z] = SD; Z = Z + q; R4 kept unchanged							
			{Rn} address for DX/DY/AL/AH/SD in I/O region							
1	0x2100~0x28FF	STD Z+q, Rn	[Z] = [DX/DY/AL/AH/SD] addressed by {Rn}							
			Rn keep unchanged							

LGT8XM Instruction set LD/ST, LDS/STS All accessible 0x2100~0x28FF Area, but LDD/STD Y/Z+q The addressing mode Of is more effective.LDD/STD Way of addressing is based on a base address, we can put Y/Z Set as RAMThe base address of the data, by using LDD/STD Instructional Y/Z+q Addressing mode can execute instructions and access data in one cycle, and automatically move the address pointer to the next target address.

LGT8XM Kernel standard LDD/STD Instructional Y/Z+q Offset addressing mode, used during instruction execution [Y/Z+q]As 8 The address of the bit data, after the execution is complete Y/Z The value of does not increase. When usingLDD/STD Addressing 0x2100-0x28FF When the address of the interval,LDD/STD The behavior of the instruction has changed: When the instruction is executed, use [Y/Z]As 16 Bit data addressing address, after execution,Y/Z Increase in value "Q"The specified offset. This feature can improve the efficiency of our continuous addressing, by changing "Q=2"Can achieve continuous 16 Addressing of bit data.



Variable address and 16 Mapping between bit pattern addresses

# LGT8XMfor 8 Bit processor, data access is in bytes.LGT8F328P Built-in 2K Bytes of data space.

This part of the space is mapped to 0x0100-0x08FF the address of.C/C++The compilation automatically assigns the variable to 0x0100-0x08FF between. If we areC/C++One defined in 16 Array of bits needs to use uDSC To perform operations, you need to first map the address of the variable to 16 Bit LD/ST Address area visited (0x2100~0x28FF). The method is very simple, just increase the address of the variable 0x2000 The offset can be.

### uDSC Operation instruction definition

Software passed uDSC of IR The register specifies the operation that needs to be implemented.uDSC All operations are in DX/DY/DA Between. Users can use16 Bit LD/ST Channel in DX/DY/DA as well as SRAMExchange data directly and quickly.

classification	IR[7:0]								Function description
	0	0	S <sub>1</sub>	0	0	1	0	1	DA = DX + DY
	0	0	S <sub>1</sub>	0	0	0	0	1	DA = DX – DY
ADD (CUD	0	0	0	1	1	1	0	1	DA = DY
ADD/SUB	0	0	S <sub>1</sub>	1	1	0	0	1	DA = -DY
	0	0	S <sub>1</sub>	1	0	1	1	1	DA = DA + DY
	0	0	S <sub>1</sub>	1	0	0	1	1	DA = DA - DY
	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	0	1	0	0	DA = DX * DY
	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	0	0	0	0	DA = -DX * DY
	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	1	1	0	0	DA = (DX * DY) >> 1
MAC/MSC	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	1	0	0	0	DA = (-DX * DY) >> 1
MAC/MSC	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	0	1	1	S	DA = DA + DX * DY
	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	1	1	1	S	DA = (DA + DX * DY) >> 1
	0	1	<b>S1</b> <sub>2</sub>	S0 <sub>2</sub>	0	0	1	S	DA = DA - DX * DY
	0	1	S1 <sub>2</sub>	S0 <sub>2</sub>	1	0	1	S	DA = (DA - DX * DY) >> 1
MISC	1	0	0	0	0	0	0	0	DA = 0

	1	0	0	0	0	1	0	S	DA = NEG(DA)
	1	0	0	0	1	0	0	S	DA = DX^2
	1	0	0	0	1	0	1	S	DA = DY^2
	1	0	1	0	0	0	0	S	DA = ABS(DA)
	1	0	1	1	0	0	0	0	DA = DA/DY
	1	0	1	1	0	0	0	1	DA = DA/DY, DY = DA%DY
SHIFT	1	1	0	0	N3	N2	N1	N0	DA = DA << N
סחורו	1	1	S	1	N3	N2	N1	N0	DA = DA >> N

#### Description:

- $\ \ \, 1. \quad \, \text{S Indicates whether the operation is signed or unsigned}$
- 2. S1 Means DX Is it a signed number, S2 Means DY Is it a signed number
- 3. N3...0 Is four bit shifts, which can achieve more 15 Bit shift operation
- $\textbf{4.} \qquad \textbf{-} \quad \text{Indicates that the value of this bit is not meaningless and can be set to 0 or 1, It is recommended to set to 0}$

# Register definition

name	IO address	Function description
DCSR	0x20(0x00)	uDSC Control status register
DSIR	0x21(0x01)	Operation instruction register
DSSD	0x22(0x02)	accumulator DSA of 16 Bit saturation operation result
DSDX	0x10(0x30)	operand DSDX, 16 Bit read and write access operands
DSDY	0x11(0x31)	DSDY, 16 Bit read and write access
DSAL	0x38(0x58)	32 Bit accumulator DSA[15:0], 16 Bit read and write access
DSAH	0x39(0x59)	32 Bit accumulator DSA[31:16], 16 Bit read and write access

# DSCR- Control status register

	DSCR – UDSC Control status register									
address: 0x20 (0x00) Defaults: 0010_xxxx										
Bit	7	6	5	4	3	twent	y one	0		
Name	DSUEN	MM	D1	D0	-	NZ		С		
R/W	R/W	R/W	R/W	R/W	-	R/WR/W	<b>/</b>	R/W		
Bit	Name	description								
7	DSUEN	uDSC Modu	le enable con	trol; 1 = Enabl	e,0 = Disable					
6	MM	uDSC Register mapping mode; please refer to the detailed definition 16 Introduction of bit working mode.								
6	IVIIVI	0 = Quick acces	s mode, 1 = IO Th	e division operati	on completion					
5	D1	flag of the map	ping mode, 1 = O	peration complete	division					
4	D0	operation divisi	on 0 Flag bit							
3	-	Unimplen	Unimplemented							
2	N	The result of the	The result of the operation is a negative flag							
1	Z	The result of the	The result of the operation is a zero flag							
0	С	32 Adder o	arry/borrov	v flag						

### DSIR - Operation instruction register

	DSIR – UDSC Operation instruction register										
address: 0	address: 0x21 (0x01) Defaults: 0000_0000										
Bit	7	6	6 5 4 3 twenty one 0								
Name	e DSIR[7:0]										
R/W				R/	W						
Bit	Name	me description									
7:0	IR	IR uDSC Operation instructions. Please refer to "Operation instruction definition" Chapter description									

# DSDX- Operand register DSDX

	DSDX – UDSC Fuck Count register DX										
address: 0	ress: 0x30 (0x10) Defaults: 0000_0000										
Bit	15 14 13	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Name		DSDX[15:0]									
R/W		R/W									
Bit	Name description										
15:0	DSDX 16 Bit operand register DSDX										

# DSDY- Operand register DSDY

	<i>DSDY</i> – UDSC Fuck Count register DY											
address: 0	address: 0x31 (0x11) Defaults: 0000_0000											
Bit	15 14 13	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							0			
Name		DSDY[15:0]										
R/W						R/	W					
Bit	Name	description										
15:0	DSDY	16 Bit oper	and re	gister	DSE	Υ						

DSAL-32 Bit accumulator DA The low 16 Bit

	DSAL – UDSC Operand register DSA The low 16 Bit													
address: 0	address: 0x58 (0x38) Defaults: 0000_0000													
Bit	15 14 13	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							0					
Name		DSA[15:0]												
R/W						R/	W							
Bit	Name	Name description												
15:0	DSAL	DSAL 32 Bit accumulator DSA The low 16 Bit												

# DSAH-32 Bit accumulator DA height of 16 Bit

	DSAH – UDSC Operand register DSA height of 16 Bit												
address: 0	address: 0x59 (0x39) Defaults: 0000_0000												
Bit	15 14 13	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						0					
Name		DSA[31:16]											
R/W					R/	W							
Bit	Name	Name description											
15:0	DSAH	DSAH 32 Bit accumulator DSA height of 16 Bit											

# DSSD-DA Saturation Operation Register

	DSSD- 16 Bit DA Saturation calculation result												
address: 0x22 (0x02) Defaults: 0000_0000													
Bit	15 14 13	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
Name		DSSD[15:0]											
R/W					R/	W							
Bit	Name description												
15:0	DSSD 32 Bit accumulator DSA of 16 Bit saturation operation result												

# uDSC Applications

Instance 1. Basic configuration and operation

The following is a simple subroutine (AVRGCC)To achieve a 16 Multiplication of bits, return 32 Bit result.: unsigned long **dsu\_xmuluu** (unsigned short dy, unsigned short dx);

The following is the C The assembly code of the function:

# include	"Udsc_def	inc"	; opcode definitions
	. global	dsu_xmuluu	; declare for called from C/C++ code
dsu_xmuluu:			
	out	DSDX, r24	; load DX
	out	DSDY, r22	; load DY
	ldi	r20, XMULUU	; load opcode
	out	DSIR, r20	; do multiply
	in	r22, DSAL	; {r23, r22} = AL;
	in	r24, DSAH	{r25, r24} = AH
	ret		

### Universal Programmable Port (GPIO)

#### Overview


All based on LGT8XM Realized by the kernel series MCU All have I/O Port read-modify-write function. This means that the status of a certain port can be usedSBI with CBI The instructions are changed individually without affecting any other I/O. The same is true for changing the direction of a port or controlling its pull-up resistor.

LGT8FX8P the most part of I/O With symmetrical driving characteristics, it can drive and absorb larger currents. I/O With two-level drive capability, the user can control each group I/O The driving ability. I/O The driving ability can directly drive some led.

LGT8FX8P the most part of I/O Can drive up to 30mA The current can be directly used to drive the segment code led. allI/O of VCC with GND Directly have independent ESD Protection diode, designed to withstand at least up to

## 5000V of ESD pulse.

### I/O Equivalent circuit diagram:



All registers below in this chapter are described in a unified manner, in lower case"X"Represents the alphabetical serial number name of the port, lowercase"N"

Indicates the bit number in the port. But when using the port register in the program, you must use the exact register name. such as PORTB3, It means PORTB The third place, here is used uniformly PORTxn Said.I/O For detailed definitions of related registers, please refer to the register description section.


Three for each port I/O Register space, they are: port data output register (PORTx), Port direction register (DDRx), Port data input register (PINx). The port data input register is a read-only register. The data output register and port direction register can be read or rewritten.MCUCR In the register PUD Bits, used to control all I/O Pull-up resistor, when PUD Bit is 1 When it will ban so I/O The pull-up resistor.

most I/O In addition to having general input/output functions, it will also be multiplexed into other peripheral functions. For specific multiplexing functions, please refer to the chapter on port function multiplexing.

It should be noted that enabling the multiplexing function of some ports will not affect these ports as digital I/O use. And some reuse functions may also need to passI/O The register controls the input/output direction of the port. The specific settings will be introduced in the documentation of each multiplexing module.

### Universal input/output port

As universal I/O When the port is bidirectionally driven I/O Port, internal programmable pull-up. The picture below is generalI/O The equivalent circuit diagram of the port:




## Port usage configuration

Each port is controlled by three register bits:DDxn,PORTxn with PINxn. among themDDxn Used to pass DDRx Register access,PORTxn able to pass PORTx Register access,PINxn able to pass PINx Register access.

WPx:

WRITE PINX REGISTER

DDRxn The register bits are used to set the input/output direction of the port. in caseDDxn Set as 1,Pxn The port is configured as an output port. in caseDDxn Set as 0,Pxn It is configured as an input port.



in case PORTxn Bit is written 1At the same time, this port is configured as an input port, and the pull-up resistor of this port is valid. If you want to disable the pull-up resistor of the port, PORTxn Must be written as 0 Or configure this port as an output port.

The reset initialization state of the port is input state, and the pull-up resistor is invalid.

PORTxn Set as 1At the same time, this port is configured as an output port, and the external port will be driven high. in casePORTxn Set as 0, The port will be driven low.

### Input/output switch

when I/O The state is in three states ([DDxn, PORTxn]) = 0b00)And output high level ([DDxn, PORTxn] = 0b11)When switching between, there will be an intermediate state where the port is pulled up or the output is low. Generally, pull-up resistors are acceptable because in a high-impedance environment, the difference between driving high and pull-up is not important. If this is not the case, you can passMCUCR In the register PUD The pull-up function of the port is turned off.

Similarly, the same problem occurs when switching between input and output low levels enabled by the pull-up.

Users must use tri-state ([DDxn, PORTxn] = 0b00)Or output high ([DDxn, PORTxn] = 0b11)As an intermediate state.

Port driver configuration table:

DDxn	PORTxn	PUD	Port status	pull up	Function Description
0	0	Χ	enter	Prohibit	Three states (High-Z)
0	1	0	enter	Enable	Input + internal pull-up mode
0	1	1	enter	Prohibit	Three states (High-Z)
1	0	Х	Output	Prohibit	Low output (fan-in)
1	1	Х	Output	Prohibit	High output (fan out)


## Read port value

Regardless of the port direction bit DDxn How to set it up PINxn The register bit reads the current status of the port. To avoid directly reading the metastable state generated by the port, PINxn The register bit is the result of the port passing through a synchronizer. The synchronizer is composed of a latch and a register, soPINxn There is a small delay between the value of and the current port. This delay is due to the existence of the synchronizer, and the delay time is mostly1 Half system cycle.

We assume that the system cycle starts from the first falling edge of the system clock, the latch latches data when the clock is low, and the data passes through the latch when the clock is high, as shown in the shaded part in the above figure. When the clock is low, the port data is locked

Save, and will be registered to the rising edge of the next clock PINxn register. In the picture aboveTpd,max as well as Tpd,min Is the large and small delay of the port data, divided into 1.5 Period sum 0.5 cycle.

If you want to read the port value set by the software, you need to I/O The write and read bytes support the insertion of a no-operation instruction (NOP). The sequence is shown in the figure below:



The following code shows how to set the port B Pin 0/1 Is high,2/3 Is low, define the pin 4~7 For input and Pin enabled 6,7 The pull-up resistor. Then the value of the pin is read back into the general working register. According to the previous description, a pin is directly inserted into the output and input of the pin.NOP instruction.

```
Assembly code
; Define Pull-ups and set outputs high;
Define directions for port pins
LDI r16, (1<<PB7)|(1<<PB6)|(1<<PB1)|1<<PB0)
LDI r17, (1<<DDB3)|(1<<DDB2)|(1<<DDB1)|(1<<DDB0)
OUT PORTB, r16
OUT DDRB, r17
; Insert nop for synchronization
NOP
; Read port pins
IN r16, PINB
C Language code
unsigned char I;
/* Define pull-ups and set outputs high *//*
Define directions for port pins */
PORTB = (1<<PB7)|(1<<PB6)|(1<<PB1)|(1<<PB0); DDRB =
(1<<DDB3)|(1<<DDB2)|(1<< DDB1)|(1<<DDB0);
/* Insert nop for synchronization */
__no_operation();
/* Read port pins */
I = PINB;
```

### Input enable and sleep control

From I/O As we can see in the equivalent circuit diagram, the digital input can be SLEEP The signal is clamped to the ground level under the control of the signal. SLEEP Signal by MCU Sleep controller and various sleep mode control. This can ensure that after entering sleep, the system will not cause leakage due to port input floating.

Port of SLEEP The control function will be replaced by the external interrupt function. If the external interrupt request is invalid, SLEEP The control can still work. SLEEP The control function will also be replaced by some other secondary functions. For details, please refer to the introduction of the port secondary function below.

### **Quickly flip port status**

Port status is set to output IO, able to pass PORTn The register changes the port state. If you need to flip the current
The output status of the port, usually you need to read the current port status first PINx, And then inverted and written back to PORTn
The register is flipped.LGT8FX8P Provide another more efficient way to flip the port status, by directly PINx Register write

1 Then the specified port status can be reversed. For example, we writePINB[3]for 1, You can achieve PB3 The port status is reversed.
For applications that need to generate an output clock, this method is very practical.

#### Digital/analog multiplex port

LGT8FX8P Some ports are mixed and multiplexed ports with digital and analog functions. Except internalDAC Output PD4 Outside, other mixed end
Both ports are used as analog input. When the port is used as an analog function, the software needs to set the port to input mode and turn off the
internal pull-up as needed to avoid affecting the analog income.DIDR0~2 The register is used to close the digital input channel of the mixed function
port to avoid the redundant power loss caused by the analog input to the digital circuit.DIDRx The digital output function of the port will not be
turned off.

# High current push-pull drive port

LGT8FX8P Support to many 6 High-current push-pull drive port, supporting large 80mA The push-pull drive. Considering the core sheet VCC Large over-current capability limit, it is not recommended to open at the same time 6 High-current drive. Especially for those with only one set of power portsQFP32 Package, it is recommended not to open and drive at the same time 4 High current load above the circuit.

The driver of the ordinary port is 12mA, The software needs to pass HDR The register enables the high current drive function of the port.

The ports with high current drive capability are as follows:

HDR port	QFP48	QFP32	HDR	Function Description
PD5	PD5	PD5	HDR[0]	N/A
PD6	PD6	PD6	HDR[1]	N/A
PF1	PF1	PD1	LIDDI31	QFP32 Encapsulated PD1 Internal equivalent QFP48 of PD1
PFI	PFI	PF1	HDR[2]	versus PF1 in parallel
PF2	PF2	PD2	TIDDI31	QFP32 Encapsulated PD2 Internal equivalent QFP48 of PD2
PFZ	P F Z	PF2	HDR[3]	versus PF2 in parallel
PF4	PF4	PE4	HDDIAI	QFP32 Encapsulated PE4 Internal equivalent QFP48 of PF4
PF4	PF4	PF4	HDR[4]	versus PE4 in parallel
PF5	PF5	PE5	HDDEET	QFP32 Encapsulated PE5 Internal equivalent QFP48 of PF5
FFJ	FFJ	PF5	HDR[5]	versus PE5 in parallel


# Free port handling

If some ports are not used, it is recommended to drive them to a fixed level. In any case, floating pins will bring more power consumption, and will cause the system to become unstable under strong interference.

The simple way to give a fixed level to the port is to turn on the pull-up resistor of the port. It should be noted that the pull-up resistor is prohibited during the power-on reset process. The method of pull-up resistor will also bring excess leakage. Therefore, it is recommended to use an external pull-up or pull-down resistor connection. It is not recommended to directly connect the port to the power supply or ground, because if these pins are configured as outputs, it may cause a very large current to pass through the port and cause a destructive effect on the chip.

### Port multiplexing function

Most ports have multiplexing functions. The following equivalent circuit illustrates the control of the port multiplexing function on the ports. These multiplexing functions do not necessarily exist with all port pins.



PUOExn:	Pxn PULL-UP OVERRIDE ENABLE	PUD:	PULLUP DISABLE
PUOVxn:	Pxn PULL-UP OVERRIDE VALUE	WDx:	WRITE DDRx
DDOExn:	Pxn DATA DIRECTION OVERRRIDE ENABLE	RDx:	READ DDRx
DDOVxn:	Pxn DATA DIRECTION OVERRIDE VALUE Pxn	RRx:	READ PORTX REGISTER
PVOExn:	PORT VALUE OVERRIDE ENABLE Pxn PORT	WRx:	WRITE PORTX
PVOVxn:	VALUE OVERRIDE VALUE Pxn INPUT-ENABLE	RPx:	READ PORTX PIN
DIEOExn:	OVERRIDE ENABLE Pxn INPUT-ENABLE	WPx:	WRITE PINX
DIEOVxn:	OVERRIDE VALUE SLEEP CONTROL	IO_CLK:	I/O CLOCK
SLEEP:		DIxn:	INPUT PIN n ON PORTx
PTOExn:	Pxn PORT TOGGLE OVERRIDE ENABLE	AIOxn:	ANALOG I/O PIN n ON PORTx

#### General description of multiplex function control signal:

signal	Full name	Function description					
PUOE	Pull-up multiplexing enable	This bit is 1, The pull-up is enabled by PVOV Control; if this bit is  0, The pull-up enable is DDxn, PORTxn as well as PUD Joint control					
PUOV	Pull up multiplexed value	in case PUOE for 1, This bit is 1 The pin pull-up resistor will be enabled, otherwise the pin pull-up resistor will be disabled					
DDOE	Port direction multiplexing enable	The second place is 1, The pin output is enabled by DDOE Control, otherwise by DDxn control					
DDOV	Port direction multiplexing value	in case DDOE for 1, The second place is 1, The output function of the pin will be enabled, otherwise the output of the pin will be disabled					
PVOE	Port data multiplexing enable	If the second place is 1, And the pin output is enabled, the output value of the pin will be determined by PVOV Control, otherwise by PORTxn Control reference PVOE					
PVOV	Port data multiplexing value	Function description					
PTOE	Port flip multiplexing enable	The second place is 1,PORTxn Bit will flip if the second bit is 1, The port digital					
DIEOE	Digital input enable multiplex enable	input enable will be controlled by DIEOV Control; otherwise there will be MCU  Operating status control					
DIEOV	Digital input enable multiplexed value	in case DIEOE for 1, The digital input function of the port will be controlled by the next bit, and MCU Independent of operating status					
DI	Digital input	This is the digital input signal input to the replacement function module.  From I/O As you can see in the circuit diagram below, this value is after the Schmitt trigger, but after I/O Before entering the synchronizer. This signal is connected to the peripheral module, and the peripheral module will  To be synchronized					
AIO	Analog input	Analog input/output signal, this signal is directly related to I/OofPAD  Connected, can be used as an analog two-way signal. This signal is straight  Internal ADC, Comparator and other analog modules connected to the port					

The following subsection will briefly describe the multiplexed function of each pin and related control signals.

### port B Reuse function

Pin multipl	n multiplexing function description				
PB7	XTALI/TOSC2 (External main crystal oscillator pin				
F D /	XI) PCINT7 (Pin change interrupt 7) XTALO/TOSC1				
PB6 (External main crystal oscillator pin XO) PCINT6 (					
PDU	Pin change interrupt 6) SCK (SPI Bus master clock				
PB5	input)				
P D 3	PCINT5 (Pin change interrupt 5) MISO				
PB4	(SPI Bus master input/slave output)				
P D 4	PCINT4 (Pin change interrupt 4)				

555	MOSI (SPI Bus master output/slave input)
PB3	OC2A (Timer/counter 2 Compare match output
	A) PCINT3 (Pin change interrupt 3) SSN (SPI
	(Bus slave select input)
PB2	OC1B (Timer/counter 1 Compare match output
	B) PCINT2 (Pin change interrupt 2) OC1A (
PB1	Timer/counter 1 Compare match output A)
FDI	PCINT1 (Pin change interrupt 1) ICP1 (Timer/
	counter 1 Capture input)
PB0	CLKO (System clock output)
	PCINT0 (Pin change interrupt 0)

#### XTALI/TOSC2/PCINT7 - port B Pin 7

XTALI: External crystal pin XI. When used as the clock signal of the crystal oscillator, this pin cannot be used asI/O use.

TOSC2: Timer external crystal oscillator pin 2. When insideRC It is configured as the main working clock of the chip, and the asynchronous timer function is enabled (ASSR Register configuration), this pin will be used as the external crystal oscillator pin of the timer. whenASSR Register AS2 set as 1,EXCLK Is set to 0, The timer/counter is enabled 2 Use the asynchronous clock function of the external crystal oscillator, PB7 Will be with internal I/O The port is disconnected and becomes the inverted output pin of the internal oscillator amplifier. In this mode, the external crystal oscillator is connected to the pin.

**PCINT7:** Pin change interrupt 7.PB7 It is an external interrupt source. in casePB7 Is used for crystal pins,DDB7,PORTB7 with PINB7 The value of will have no meaning.

### XTALO/TOSC1/PCINT6- port B Pin 6

XTALO: External crystal pin XO.

TOSC1: Timer external crystal oscillator pin 1. When insideRC It is configured as the main working clock of the chip, and the asynchronous timer function is enabled (ASSR Register configuration), this pin will be used as the external crystal oscillator pin of the timer. when ASSR Register AS2 set as 1,EXCLK Is set to 0, The timer/counter is enabled 2 Use the asynchronous clock function of the external crystal oscillator, PB6 Will be with internal I/O The port port becomes the input pin of the internal oscillator amplifier. In this mode, the external crystal oscillator is connected to the pin.

**PCINT6:** Pin change interrupt 6.PB6 It is an external interrupt source. in casePB6 Is used for crystal pins,DDB6,PORTB6 with PINB6 The value of will have no meaning.

### SCK/PCINT5- port B Pin 5

SCK: SPI Controller master clock output, slave clock input. when SPI The controller is configured as a slave device, this pin will be configured as an input pin,

Not affected by DDB5 control. when SPI The controller is configured as the master device,
The direction of this pin is determined by DDB5 control. When this pin is SPI After being forced to input, it can still pass PORTB5
Bit controls the pull-up resistor.

PCINT5: Interrupt on pin change.PB5 It is an external interrupt source.

## MISO/PCINT4- port B Pin 4

MISO: SPI Control the data input of the master device and the data output of the slave device. when SPI is configured as a master device, this pin will be forced to be an input, and is not affected by DDB4 control. when SPI As a slave device, the data side of this pin

Xiang Yu DDB4 control. When this pin isSPI After the controller is forced as an input, its pull-up resistor can still pass PROTB4 control.

PCINT4: Interrupt on pin change.PB4 It is an external interrupt source.

#### MOSI/OC2A/PCINT3- port B Pin 3

MOSI: SPI Controller main device data output, slave device data input. when SPI is configured as a slave device, this pin will be forced as an input, and is not affected by DDB3 control. when SPI The controller is configured as the master device, and the method of this pin is determined by DDB3 control. When this pin is SPI The control is forced to be input, and it can still be passed PORTB3 Control its pull-up

**OC2A:** Timer/counter 2 of A Group comparison match output.PB3 Can be used as a timer/counter 2 External output of compare match. Must pass at this timeDDB3 Set the pin as an output. Simultaneously,OC2A Also timer 2 of PWM Mode output pin.

PCINT3: Interrupt on pin change.PB3 It is an external interrupt source.

### SSN/OC1B/PCINT2- port B Pin 2

**SSN:** SPI Chip select input from the device. when SPI When the controller is configured as a slave device, this pin will be forced as an input, and is not affected by DDB2 control. As a slave device, SPI The controller is in SSN It is effective to be driven low. when SPI The controller is configured as the master device, and the direction of this pin is determined by DDB2 control. When this pin is SPI After the controller is forced to input, it can still pass PORTB2 Control the pull-up resistor.

**OC1B:** Timer/counter 1 of B Group comparison match output.PB2 Can be used as a timer/counter 1 External output of compare match. Must pass at this timeDDB2 Set the pin as an output. Simultaneously,OC1B Also timer 1 of PWM Mode output pin.

**PCINT2:** Interrupt on pin change.PB2 It is an external interrupt source.

### OC1A/PCINT1- port B Pin 1

**OC1A:** Timer/counter 1 of A Group comparison match output.PB1 Can be used as a timer/counter 1 External output of compare match. Must pass at this timeDDB1 Set the pin as an output. Simultaneously,OC1A Also timer 1 of PWM Mode output pin.

PCINT1: Interrupt on pin change.PB1 It is an external interrupt source.

### ICP1/CLKO/PCINT0- port B Pin 0

ICP1: Timer/counter 1 Capture input pin

**CLKO:** System working clock output, when CLKPR In the register CLKOE Bit is 1, This pin will be forced to be an output, not DDB0 control. The output frequency is the working clock frequency of the current system.

 $\label{eq:pcinto:pcinto} \textbf{PCINT0:} \ \text{Interrupt on pin change.PB0 It is an external interrupt source.}$ 

#### port C Reuse function

Pin	Reuse function description					
	ADC8(ADC Input channel 8)					
PC7	APN2(DAP Reverse input 2)					
	PCINT15(Pin level change input 15)					
PC6	RESETN (External reset input)					
PC6	PCINT14 (Pin level change input 14)					
	ADC5 (ADC Input channel 5) SCL (TWI					
PC5	Clock line)					
	PCINT13 (Pin level change input 13)					
	ADC4 (ADC Input channel 4) SDA (TWI					
PC4	Data cable)					
	PCINT12 (Pin level change input 12)					
PC3	ADC3 (ADC Input channel 3) PCINT11 (					
PC3	Pin level change input 11) ADC2 (ADC					
PC2	Input channel 2) PCINT10 (Pin level					
PCZ	change input 10) ADC1 (ADC Input					
PC1	channel 1) PCINT9 (Pin level change					
PCI	input 9) ADC0 (ADC Input channel 0)					
PC0	PCINT8 (Pin level change input 8)					

### ADC8/APN2/PCINT15- port C Pin 6

ADC8: ADC External input channel 8

**APN2:** Inverting input port of differential amplifier 2

**PCINT15:** Interrupt on pin change. After turning off the external reset input function of this pin,PC7 Can be used as an external interrupt source.

### RESETN/PCINT14- port C Pin 6

**RESETN:** External reset input pin. After power-on reset, this pin defaults to an external reset function. able to passIOCR

The register disables the external reset function. After turning off the external reset function, this pin can be used as a general purposeI/O use. However, it should be noted that during power-on and other reset processes, this pin defaults to reset input, so if the user needs to use the generalI/O Function, the external circuit cannot affect the power-on and reset process of the chip, it is recommended to configure this pin as the output function I/O, And add an appropriate pull-up resistor externally.

**PCINT14:** Interrupt on pin change. After turning off the external reset input function of this pin, PC6 Can be used as an external interrupt source.

### SCL/ADC5/PCINT13- port C Pin 5

**SCL:** TWI Interface clock signal.TWCR In the register TWEN position 1 After, enable TWI interface,PC5 will be TWI Control, become TWI The clock signal of the interface.

ADC5: ADC Input channel 5.DIDR Register is used to turn off digital-analog multiplexing I/O Digital function to avoid the digital part

The impact of points on analog circuits. Please refer to ADC Related chapters.

PCINT13: Pin change interrupt 13

### SDA/ADC4/PCINT12- port C Pin 4

**SDA:** TWI Interface data signal.TWCR In the register TWEN position 1 After, enable TWI interface,PC4 will be TWI Control, become TWI The data signal of the interface.

**ADC4:** ADC Input channel 4.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters.

PCINT12: Pin change interrupt 12

### ADC3/APN1/PCINT11- port C Pin 3

ADC3: ADC Input channel 3.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters.

**APN1:** Differential amplifier reverse input 1

PCINT11: Pin change interrupt 11

### ADC2/APN0/PCINT10- port C Pin 2

**ADC2:** ADC Input channel 2.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters.

 $\textbf{APN0:} \ \mathsf{Differential} \ \mathsf{amplifier} \ \mathsf{reverse} \ \mathsf{input} \ \mathsf{0}$ 

**PCINT10:** Pin change interrupt 10

### ADC1/APP1/PCINT9- port C Pin 1

**ADC1:** ADC Input channel 1.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters.

APP1: Differential amplifier forward input 1

PCINT9: Pin change interrupt 9

### ADCO/APPO/PCINT8- port C Pin 0

**ADCO:** ADC Input channel 0.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters.

**APP0:** Differential amplifier positive input 0

PCINT8: Pin change interrupt 8

#### port D Reuse function

Pin	Reuse function description				
PD7	ACXN (Analog comparator 0/1 Common negative input)				
PD7	PCINT23 (Pin change interrupt twenty three)				
	ACOP (QFP32: Analog comparator 0 Positive input)				
PD6	OC0A (Timer/counter 0 Compare match output A)				
PD0	OC3A (QFP32: Timer/counter 3 Compare match output A)				
	PCINT22 (Pin change interrupt 22) T1 (Timer/				
	counter 1 (External count clock input)				
PD5	OC0B (Timer/counter 0 Compare match output				
	B) PCINT21 (Pin change interrupt 21) XCK				
	(USART External clock input/output)				
PD4	DAO(internal 8bit DAC Analog output)				
FD4	T0 (Timer/counter 0 (External count clock input)				
	PCINT20 (Pin change interrupt 20) INT1 (External				
	interrupt input 1) OC2B (Timer/counter 2 Compare				
PD3	match output B) PCINT19 (Pin change interrupt 19)				
	INT0 (External interrupt input 0) AC0O (				
	Comparators 0 Output)				
PD2					
F D Z	OC3B (QFP32: Timer/counter 3 Compare match output B)				
	PCINT18 (Pin change interrupt 18)				
	TXD (USART Data output)				
PD1	OC3A (QFP32: Timer/counter 3 Compare match output A)				
	PCINT17 (Pin change interrupt 17)				
PD0	RXD (USART data input)				
1 00	PCINT16 (Pin change interrupt 16)				

### ACXN/OC2B/PCINT23- port D Pin 7

ACXN: Analog comparator 0/1 Common negative input

**OC2B:** Timer/counter 2 of B Group comparison match output.PD7 Can be used as a timer/counter 2 External output of compare match. Must pass at this timeDDD7 Set the pin as an output. Simultaneously,OC2B Also timer 2 of PWM Mode output pin;

PCINT23: Pin change interrupt twenty three

# ACOP/OCOA/PCINT22- port D Pin 6

ACOP: Analog comparator 0 Positive input.

**OCOA:** Timer/counter 0 of A Group comparison match output.PD6 Can be used as a timer/counter 0 External output of compare match. Must pass at this timeDDD6 Set the pin as an output. Simultaneously,OCOA Also timer 0 of PWM Mode output pin

PCINT22: Pin change interrupt twenty two

### T1/OC0B/PCINT21- port D Pin 5

T1: Timer/counter 1 External count clock input

**OCOB:** Timer/counter 0 of B Group comparison match output.PD5 Can be used as a timer/counter 0 External output of compare match. Must pass at this timeDDD5 Set the pin as an output. Simultaneously,OC0B Also timer 0 of PWM Mode output pin

PCINT21: Pin change interrupt twenty one

#### XCK/T0/DAO/PCINT20- port D Pin 4

**XCK:** Sync mode USART External clock signal **T0:** Timer/counter 0 External count clock input

**DAO:** internal 8 Bit DAC Analog output **PCINT20:** Pin change interrupt 20

#### INT1/OC2B/PCINT19- port D Pin 3

INT1: External interrupt input 1

**OC2B:** Timer/counter 2 of B Group comparison match output.PD3 Can be used as a timer/counter 2 External output of compare match. Must pass at this timeDDD3 Set the pin as an output. Simultaneously,OC2B Also timer 2 of PWM Mode output pin

PCINT19: Pin change interrupt 19

#### INTO/OC3B/AC0O/PCINT18- port D Pin 2

INTO: External interrupt input 0

OC3B: Timer counter 3 Compare match output B. only atQFP32 When encapsulating,PD2 versus QFP48/PF2 Merge into one IO ,therefore PF2 Up OC3B Function will also change from PD2 Upper output

 $\textbf{AC00:} \ \textbf{Analog comparator 0 The comparison result is output directly.} \ \textbf{by} \textbf{AC0FR Register control}$ 

PCINT18: Pin change interrupt 18

## TXD/OC3A/PCINT17- port D Pin 1

**TXD:** transfer data(USART Data output).USART After the transmitter is enabled,PD1 Will be forced to output, not subject to DDD1 control

OC3A: Timer counter 3 Compare match output A. only atQFP32 When encapsulating,PD1 versus QFP48/PF1 Merge into one IO ,therefore PF1 Up OC3A Function will also change from PD1 Upper output

PCINT17: Pin change interrupt 17

### RXD/PCINT16- port D Pin 0

**RXD:** transfer data(USART data input).USART After the receiver is enabled,PD0 Will be forced as input, not subject to DDD0 control. When the pin isUSART After being forced as an input, the pull-up resistor can still pass PORTD0 Bit control

PCINT16: Pin change interrupt 16

#### port E Reuse function

Pin	Reuse function description
PF7	ADC11 (ADC Input channel 11)
FL/	PCINT31 (Pin change interrupt 31)
	AVREF (QFP32: ADC External reference voltage)
PE6	ADC10 (ADC Input channel 10) PCINT30
	(Pin change interrupt 30) CLKO (System
	clock output)
PE5	AC10 (Analog comparator 1 Output)
	PCINT29 (Pin change interrupt 29)
PF4	OC0A (Timer/counter 0 Compare configuration output
r L4	A) PCINT28 (Pin change interrupt 28) ADC7 (ADC Input
	channel 7) AC1N (Analog comparator 1 Negative input)
PE3	
	PCINT27 (Pin change interrupt 27) SWD
PF2	(SWD Debugger data cable)
	PCINT26 (Pin change interrupt 26) ADC6 (ADC
	Input channel 6) ACXP (Analog than machine 0/1
PE1	Common positive input)
	PCINT25 (Pin change interrupt 25)
	SWC (SWD Debugger clock input)
PE0	APN4 (Differential amplifier reverse input 4)
	PCINT24 (Pin change interrupt twenty four)

## ADC11/PCINT31- port E Pin 7

ADC11: ADC External input channel 11

PCINT31: Pin change interrupt 30

## AVREF/ADC10/PCINT30- port E Pin 6

**AVREF:** ADC External reference power input, when used as an analog function, the corresponding digital I/O Set as input and turn off the pull-up resistor to avoid interference from digital circuits to analog circuits

**ADC10:** ADC Analog input channel 10 **PCINT30:** Pin change interrupt 30

# CLKO/AC1O/PCINT29- port E Pin 5

**CLKO:** This function is the same as PB0 of CLKO The function is the same. can be used as PB0/CLKO Spare pin

AC10: Analog comparator 1 Output

**PCINT29:** Pin change interrupt 29

### OCOA/PCINT28- port E Pin 4

**OCOA:** Timer/counter 0 of A Group comparison match output.PE4 Can be used as a timer/counter 0 External output of compare match. Must pass at this timeDDE4 Set the pin as an output. Simultaneously,OCOA Also timer 0 of PWMMode output pin.

PCINT28: Pin change interrupt 28

### ADC7/ AC1N/PCINT27- port E Pin 3

ADC7: ADC Input channel 7.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters

**AC1N:** Analog comparator 1 Negative input **PCINT27:** Pin change interrupt 27

### SWD/PCINT26- port E Pin 2

**SWD:** SWD Debugger data cable.PE2 The default is SWD Features. Users can passMCUSR register SWDD position 1 shut down SWD Debugger function.SWD After being closed, the debugging function will not be available.

PCINT26: Pin change interrupt 26

### ADC6/ACXP/PCINT25- port E Pin 1

ADC6: ADC Input channel 6.DIDR Register is used to turn off digital-analog multiplexing I/O The digital function to avoid the influence of the digital part on the analog circuit. Please refer to ADC Related chapters

**ACXP:** Analog comparator 0/1 Common positive input **PCINT25:** Pin change interrupt 25

### SWC/APN4/PCINT24- port E Pin 0

**SWC:** SWD Debugger clock line.PE0 The default is SWC Features. Users can passMCUSR register SWDD position 1 shut down SWD Debugger function.SWD After being closed, the debugging function will not be available

**APN4:** Differential amplifier reverse input 4 **PCINT24:** Pin change interrupt twenty four

#### port F Reuse function

Pin	Reuse function description
PF7	OC2B (Timer/counter 2 Compare match output
PF7	B) PCINT39 (Pin change interrupt 39) T3 (Timer/
	counter 3 External clock input)
PF6	OC2A (Timer/counter 2 Compare match output A)
	PCINT38 (Pin change interrupt 38) OC1A (Timer/
PF5	counter 1 Compare match output A) PCINT37 (Pin
PF5	change interrupt 37) OC1B(Timer/counter 1
	Compare configuration output B) ICP3 (Timer/
PF4	counter 3 External capture input)
	PCINT36 (Pin change interrupt 36) OC0B (Timer/
PE3	counter 0 Compare configuration output B)
FFS	PCINT35 (Pin change interrupt 35) OC3B (Timer/
PF2	counter 3 Compare match output B) PCINT34 (Pin
F12	change interrupt 34) OC3A (Timer/counter 3
PF1	Compare match output A) PCINT33 (Pin change
FFI	interrupt 33) ADC9 (ADC External input channel 9)
	APN3 (Differential amplifier reverse input 3)
PF0	PCINT32 (Pin change interrupt 32)

# OC2B/PCINT39- port F Pin 7

OC2B: Timer/counter 2 Compare match output B. Output selection is subject toPMX1 Register control

PCINT39: Pin change interrupt 39

# OC2A/T3/PCINT38- port F Pin 6

OC2A: Timer/counter 2 Compare match output A. Output selection is subject toPMX1 Register control

**T3:** Timer/counter 3 External clock input **PCINT38:** Pin change interrupt 38

# OC1A/PCINT37- port F Pin 5

OC1A: Timer/counter 1 Compare match output A. Output selection is subject toPMX0 Register control

PCINT37: Pin change interrupt 37

### ICP3/OC1B/PCINT36- port F Pin 4

OC1B: Timer/counter 1 of B Group comparison match output. Output selection is subject to PMX0 Register control

**ICP3:** Timer/counter 3 External capture input **PCINT36:** Pin change interrupt 36

### OC3C/OC0B/PCINT35- port F Pin 3

OCOB: Timer/counter 0 of B Group comparison match output. Output selection is subject to PMX0 Register control

OC3C: Timer/counter 3 of C Group comparison match output

PCINT35: Pin change interrupt 35

# OC3B/PCINT34- port F Pin 2

OC3B: Timer/counter 3 of B Group comparison match output

**PCINT34:** Pin change interrupt 34

### OC3A/PCINT33- port F Pin 1

OC3A: Timer/counter 3 of B Group comparison match output. Output selection is subject to PMX1 Register control

PCINT33: Pin change interrupt 33

### ADC9/APN3/PCINT32- port F Pin 0

ADC9: ADC External mode input channel 9

APN3: Differential amplifier reverse input 3

PCINT32: Pin change interrupt 32

### Register definition

### port B Output data register- PORTB

PORTB – port B Output data register									
PORTB: 0x05(0x25) Defaults: 0x00									
Bits	ts PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB					PB0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W R/W R/W R/W			
Bit definition	Bit definition								
[7:0]	7:0] PORTB B Group port output register								

### port B Direction register- DDRB

DDRB – port B Direction register									
DDRB: 0x04(0x24) Defaults: 0x00									
DDRB	DRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB						DDB0		
R/W	R/W	R/W	R/W	R/W	R/W R/W R/W R/W			R/W	
Bit definition	Bit definition								
[7:0]	[7:0] DDB port B Group direction control bit; 1 = Output, 0 = enter								

# port B Input data register- PINB

PINB – port B Input data register									
PINB: 0x	03(0x23)			Defaults	Defaults: 0x00				
PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit definition	Bit definition								
[7:0] PINB B Group port status register. readP write PINBn Bit 1 Will flip POR							of the port dir	ectly;	

### port C Output data register- PORTC

PORTC – port C Output data register									
PORTC: 0x08(0x28) Defaults: 0x00									
PORTC	DRTC PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0					PC0			
R/W	R/W	R/W	R/W	R/W	R/W R/W R/W R/W			R/W	
Bit definition	Bit definition								
[7:0] PORTC C Group port output r				register					

# port C Direction register- DDRC

DDRC – port C Direction register									
DDRC: 0x07(0x27) Defaults: 0x00									
DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	
R/W	R/W	R/W R/W		R/W	R/W	R/W	R/W	R/W	
Bit definition									
[7:0]	DDC C Group port direction control bit; 1 = Output,0 = enter								

# port C Input data register- PINC

	PINC – port C Input data register										
PINB: 0x06(0x26) Defaults: 0x00											
PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0								PINC0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition											
[7:0] PINC C Group port status register; read PINC Get the current port status write PINC will flip the current port output											

# port D Output data register- PORTD

	PORTD – port D Output data register										
PORTD: 0	PORTD: 0x0B(0x2B) Defaults: 0x00										
Bits	PD7	PD2	PD1	PD0							
R/W	R/W	R/W	R/W	R/WR/W	R/W	R/W	R/W				
Bit definition	Bit definition										

[7:0]	PORTD	D Group port output register

### port D Direction register- DDRD

	DDRD - port D Direction register										
DDRD: 0>	DDRD: 0x0A(0x2A) Defaults: 0x00										
DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition	Bit definition										
[7:0] DDD D Group port output direction control register											

# port D Input data register- PIND

	PIND – port D Input data register										
PIND: 0x09(0x29) Defaults: 0x00											
PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0											
R/W	R/W	R	/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit definition											
[7:0]	[7:0] PIND District port status register  read PIND Obtain the current port level status  write PINDn for 1, Flip PORTDn The state of the corresponding bit										

### port E Output data register- PORTE

			PORTE - por	t E Output da	ta register				
PORTE: 0	PORTE: 0x0E(0x2E) Defaults: 0x00								
Bits PE7 PE6 PE5 PE4 PE3 PE2 PE1								PE0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit definition									
[7:0]	[7:0] PORTE E Group port output register								

# port E Direction register- DDRE

	DDRE - port E Direction register										
DDRE: 0x	DDRE: 0x0D(0x2D) Defaults: 0x00										
DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE6							DDE0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition	Bit definition										
[7:0]	DDE E Group Port Direction Control Register										

# port E Input data register- PINE

	PINE – port E Input data register									
PINE: 0x0C(0x2C) Defaults: 0x00										
PINE	PINE7	PINE6	PINE5	PINE4 PINE3	PINE2	PINE1	PINE0			

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit definition								
[7:0]	PINE	read P		current port lev	rel status RTEn Bit sta	ate		

# port F Output register- PORTF

	PINF – port F Input data register										
PORTF: 0x14(0x34) Defaults: 0x00											
Bits PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition											
[7:0]	[7:0] PORTF For a four port status register  Input mode port, corresponding bit is written 1 Will open the internal pull-up  The port of output mode, the corresponding bit is written 1 Will drive output high										

# port F Direction control register- DDRF

	DDRF – port F Direction control register										
DDRF: 0x	DDRF: 0x13(0x33) Defaults: 0x00										
Bits	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition	Bit definition										
[7:0] DDRF F Group Port Direction Control Register											

### port F Status register- PINF

	PINF – port F Status register										
PINF: 0x12(0x32) Defaults: 0x00											
Bits PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit definition											
[7:0]	[7:0] PINF read PINF Get port F Current level status  PINFn write 1, Flip PORTFn The state of the corresponding bit										

### Port driver control register- HDR

	HDR0 – Port driver control register								
HDR: 0xE0 Defaults: 0x00									
Bit	-	-	HDR5	HDR4	HDR4 HDR3 HDR2 HDR1 HDI				
R/W	-	-	R/W	R/W	R/W R/W R/W R/W				
Bit definition	Bit definition								

[7:6]	-	Keep unused
5	HDR5	PF5 Output drive control; 1 = 80mA drive, 0 = 12mA drive
4	HDR4	PF4 Output drive control; 1 = 80mA drive, 0 = 12mA drive
3	HDR3	PF2 Output drive control; 1 = 80mA drive, 0 = 12mA drive
2	HDR2	PF1 Output drive control; 1 = 80mA drive, 0 = 12mA drive
1	HDR1	PD6 Output drive control; 1 = 80mA drive, 0 = 12mA drive
0	HDR0	PD5 Output drive control; 1 = 80mA drive, 0 = 12mA drive

#### Port multiplexing control register 0- PMX0

			PMX0 - Port n	nultiplexing con	trol register 0				
PMX0: 0x	ŒE			Defaults	: 0x00				
Bit	WCE	C1BF4	C1AF5	C0BF3	C0AC0	SSB1	TXD6	RXD5	
R/W	R/W	R/W	V R/W R/W R/W				R/W	R/W	
Bit definition									
7	WCE	write	PMX0/1 Update enable control; in update PMX0/1 Before registering, you need to write WCE Bit is 1, After 6 Complete the pairing within two system cycles PMX0/1 Update.						
6	C1BF4	1 = O	Auxiliary output C1B Output to Output to PE	o PF4 0 =					
5	C1AF5	1 = O	Auxiliary output control  1 = OC1A Output to PF5 0 =  OC1A Output to PB1 OC0B						
4	C0BF3	1 = O	Auxiliary output control  1 = OCOB Output to PF3 0 =  OCOB Output to PD5 OCOA						
3	COAC0	0C0A {C0AC 01 = 0 to PC0	Auxiliary output control  0C0A Output by C0AC0 Bit and TCCR0B Register C0AS Bit joint control:  {C0AC0, C0AS} = 00 = OC0A Output to PD6  01 = 0C0A Output to PE4 10 = 0C0A Output  to PC0 11 = OC0A Simultaneously output to  PE4 with PC0 SPSS Auxiliary output control						
2	SSB1		PSS Output to						
1	TXD6		Serial port TXD Auxiliary output control  1 = TXD Output to PD6, 0 = TXD Output to PD1						
0	RXD5		Serial port RXD Auxiliary input control  1 = RXD Input from PD5, 0 = RXD Input from PD0						

#### Port multiplexing control register 1- PMX1

PMX1 – Port multiplexing control register 1										
PMX1: 0xED Defaults: 0x00										
Bit	-	-	-	-	-	C3AC	C2BF7	C2AF6		
R/W	-	-	-	-	-	R/W	R/W	R/W		
Bit definition										
[7:3]	-	Keep	unused							
2	C3A0	1 = 0	OC3A Auxiliary output control  1 = OC3A Output to QFP48/AC0P 0 =  OC3A Output to PF1 OC2B Auxiliary							
1	C2BF7	1 = 0	output control  1 = OC2B Output to PF7 0 =  OC2B Output to PD3 OC2A							
0	C2AF6	1 = C	Auxiliary output control  1 = OC2A Output to PF6 0  = OC2A Output to PB3							
Instructions for u	se									
PMX0/1 Shared register update protection control bit PMX0[7], Update PMX1 When, please refer to PMX0 register  Correct PMX0[7]Control instructions.										

### Port multiplexing control register 2 - PMX2

	PMX2 - Port multiplexing control register 2										
PMX2: 0x	¢F0			Defaults	: 0x00						
Bit	WCE	STSC1	STSC0	-	-	XIEN	E6EN	C6EN			
R/W	R/W	R/W	R/W	-	-	R/W	R/W	R/W			
Bit definition	Bit definition										
[7]	WCF	PMX2	Update enak	ole control; in	update PMX	2 Before regi	ster, you nee	d to write			
[7]	VVCL	WCE B	WCE Bit is 1, After 6 Complete the pairing within two system cycles PMX2 Update. High-speed								
		crystal	crystal oscillatorIO Start circuit control								
[6]	STSC1	by PMC	by PMCR After enabling the high-speed crystal oscillator,STSC1 Automatically enabled. When switching systems								
[0]		After the	After the clock reaches the external high-speed crystal oscillator, STSC1 Automatically clear. The software can also manually clear								
		after the	after the crystal oscillator is stableSTSC1, The crystal oscillator startup circuit has been turned off to save power consumption. Low-								
		speed cr	speed crystal oscillatorIO Start circuit control								
[5]	STSC0	by PMC	by PMCR After enabling the low-speed crystal oscillator, STSCO Automatically enabled. After switching the system clock								
		to an ex	to an external low-speed crystal oscillator,STSC0 Automatically clear. The software can also manually clear after the								
		crystal o	oscillator is stableS	TSC0, The crystal os	cillator startup circ	uit has been turne	d off to save power	r consumption.			
[4:3]	-	Keep ur	nused								
[2]	XIEN	Enable	external clock in	out, need to enab	le external crysta	al at the same tim	ie				
[1]	E6EN	Enabl	Enable PE6 Universal IO Function; default PE6 for AVREF Function								
[0]	C6EN	enabl	enable PC6 Universal IO Function; default PC6 External reset input								

# Pin change interrupt

- Z 40 Interrupt source on pin change
- Z 5 Interrupt entry

#### Summary

The interrupt on pin change is controlled by PBn,PCn,PDn, PEn with PFn Pin trigger. As long as the interrupt on pin change is enabled, the interrupt can be triggered even if these pins are configured as outputs. This can be used to generate software interrupts.

Any one enabled PBn Pin flipping will trigger pin level interrupt PCI0, Enabled PCn Pin flip will trigger PCI1, Enabled PDn Pin flip will trigger PCI2, Enabled PEn Pin flip will trigger PCI3. The enable of each pin change interrupt is determined by PCMSK0~4 Register to control. All pin-on-change interrupts are detected asynchronously.

Used as a wake-up source in some sleep modes.

#### Register definition

### Pin Change Interrupt Register list

register	address	Defaults	description
PCICR	0x68	0x00	Pin change interrupt control register
PCIFR	0x3B	0x00	Pin change interrupt flag register
PCMSK0	0x6B	0x00	Pin change interrupt mask register 0
PCMSK1	0x6C	0x00	Pin change interrupt mask register 1
PCMSK2	0x6D	0x00	Pin change interrupt mask register 2
PCMSK3	0x73	0x00	Pin change interrupt mask register 3
PCMSK4	0x74	0x00	Pin change interrupt mask register 4

PCICR - Pin change interrupt control register

	PCICR - Pin change interrupt control register								
address: 0x68 Defaults: 0x00									
Bit	7	6	5	4	3		2	1	0
Name	-	-	-	PCIE4	PCIE	3	PCIE2	PCIE1	PCIE0
R/W	-	-	-	R/W	R/W		R/W	R/W	R/W
Bit	Name descr	Name description							
7:5	-	Reserved.							
4	PCIE4 Pin	hange interru	ıpt enable con	trol bit 4.					
		When set PCIE	4 Bit is"1"And w	hen the glob	al interru	pt is e	nabled, the pin	change interru	upt 4 Is
		enabled. Any o	ne enabledPFn	Pin level char	nges will į	produ	ce PCI4 Interru	pted.PFn The e	nable of pin
		interrupts can	be controlled by	y PCMSK4 Reg	gister to d	contro	l. When setPCI	E3 Bit is"0"Whe	n the pin
		changes interrupt 3 banned.							
3	PCIE3 Pin	change interru	ıpt enable con	trol bit 3.					
		When set PCIE3	Bit is"1"And whe	n the global in	terrupt is	enable	d, the pin chang	e interrupt 3 Is e	enabled.

		Any one enabled PEn Pin level changes will produce PCI3 Interrupted.PEn The enable of pin interrupts can be controlled by PCMSK3 Register to control. When setPCIE3 Bit is "0"When the pin changes interrupt 3 banned.
		the pin changes meet upe 5 bannea.
2	PCIE2 Pir	change interrupt enable control bit 2.
		When set PCIE2 Bit is"1"And when the global interrupt is enabled, the pin change interrupt 2 Is
		enabled. Any one enabledPDn Pin level changes will produce PCI2 Interrupted.PDn The enable of
		pin interrupts can be controlled by PCMSK2 Register to control. When setPCIE2 Bit is"0"When the
		pin changes interrupt 2 banned.
1	PCIE1 Pir	change interrupt enable control bit 1.
		When set PCIE1 Bit is"1"And when the global interrupt is enabled, the pin change interrupt 1 Is
		enabled. Any one enabledPCn Pin level changes will produce PCI1 Interrupted.PCn The enable of
		pin interrupts can be controlled by PCMSK1 Register to control. When setPCIE1 Bit is"0"When the
		pin changes interrupt 1 banned.
0	PCIE0 Pir	change interrupt enable control bit 0.
		When set PCIE0 Bit is"1"And when the global interrupt is enabled, the pin change interrupt 0 Is
		enabled. Any one enabledPBn Pin level changes will produce PCI0 Interrupted.PBn The enable of
		pin interrupts can be controlled by PCMSK0 Register to control. When setPCIE0 Bit is"0"When the
		pin changes interrupt 0 banned.

### PCIFR - Pin change interrupt flag register

		P	CIFR - Pin char	nge interrupt	flag ı	register			
address: (	0x3B					Defau	lts: 0x00		
Bit	7	6	5	4		3 2		1	0
Name	-	-	-	PCIF4	Р	CIF3	PCIF2	PCIF1	PCIF0
R/W	-	-	-	R/W	F	R/W	R/W	R/W	R/W
Bit	Name descri	iption							
7:5	-	Reserved.							
4	PCIF4 Pir	n change int	errupt flag	4.					
	.	Any one enabl	ed PFn Pin lev	el changes wil	l be s	et PCIF4.	whenPCIE4 A	nd global in	terrupts
		are both set,N	ICU Will jump	to PCI4 Interru	ıpt er	ntry addr	ess.PFn The e	nable of pin	interrupts
		can be control	led by PCMSK	4 Register to c	ontro	l. Execut	e interrupt se	rvice routine	or go to
		PCIF4 Bit write	e"1"Will be clea	ared PCIF4 Bit.					
3	PCIF3 Pir	n change int	errupt flag	3.					
	.	Any one enabl	ed PEn Pin lev	el changes wil	l be s	et PCIF3	. whenPCIE3 A	and global in	terrupts
		are both set,N	ICU Will jump	to PCI3 Interru	ıpt er	ntry addr	ess.PEn The e	nable of pin	interrupts
		can be control	led by PCMSK	3 Register to c	ontro	l. Execut	e interrupt se	rvice routine	or go to
				ared PCIF3 Bit.					
2	PCIF2 Pir	n change int	errupt flag	2.					
		•		el changes wi				2	•
				to PCI2 Interru		•		•	
		•		by PCMSK2 Re	,			nterrupt serv	vice
				ite"1"Will be cl	eared	d PCIF2 B	it.		
1	PCIF1 Pir	n change int	errupt flag	1.					

		Any one enabled PCn Pin level changes will be set PCIF1. whenPCIE1 And global interrupts
		are both set,MCU Will jump to PCI1 Interrupt entry address.PCn The enable of pin interrupts
		can be controlled by PCMSK1 Register to control. Execute interrupt service routine or go to
		PCIF1 Bit write"1"Will be cleared PCIF1 Bit.
0	PCIF0 P	in change interrupt flag 0.
		Any one enabled PBn Pin level changes will be set PCIF0. whenPCIE0 And global
		interrupts are both set,MCU Will jump to PCI0 Interrupt entry address.PBn In the pin
		The enable of the off can be respectively determined by PCMSK0 Register to control. Execute
		interrupt service routine or go toPCIF0 Bit write"1"Will be cleared PCIF0 Bit.

### PCMSK0 – Pin change interrupt mask register 0

			P	<i>CMSK0</i> - Pin c	:hange mas	k register 0					
addre	ess: 0x	6B				Default	s: 0x00				
В	it	7	6	5	4	3	2	1	0		
Na	me	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0		
R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Nar	ne d	escription								
7	PCI	NT7 F	Pin change enable mask bit 7.								
		V	Vhen set PCINT	7 Bit is"1"Tim	e,PB7 The pir	level change	e interrupt is	enabled.PB7	The level		
		C	hange on the p	in will be set	PCIF0If PCIEC	Bit and glob	al interrupt s	et, will gener	ate		
		F	CIO Interrupted	d. When setPo	CINT7 Bit is"0	'Time,PB7 Th	e pin level ch	ange interru	ot is disabled.		
6	PC1		in change enal								
			Vhen set PCINT		•		·				
			hange on the p			_	•				
5	DCI		CIO Interrupted			'Time,PB6 Th	e pin level ch	ange interru	ot is disabled.		
5	PCI		Pin change enable mask bit5.  When set PCINT5 Bit is "1"Time,PB5 The pin level change interrupt is enabled.PB5 The level								
			change on the pin will be set PCIF0If PCIE0 Bit and global interrupt set, will generate								
			CIO Interrupted			_	•				
4	PCI		in change enal				e piii ievei eii	ange meer a	5015 415451041		
			When set PCINT4 Bit is "1"Time, PB4 The pin level change interrupt is enabled. PB4 The level								
		C	change on the pin will be set PCIF0If PCIE0 Bit and global interrupt set, will generate								
		F	CI0 Interrupted	d. When setPo	CINT4 Bit is"0	'Time,PB4 Th	e pin level ch	ange interru	ot is disabled.		
3	PCI	NT3 F	in change enal	ole mask bit3.							
		V	Vhen set PCINT	3 Bit is"1"Tim	e,PB3 The pir	level change	e interrupt is	enabled.PB3	The level		
		c	change on the pin will be set PCIF0If PCIE0 Bit and global interrupt set, will generate								
		F	CI0 Interrupted.	When setPCIN	NT3 Bit is"0"Tin	ne,PB3 The pir	level change	interrupt is dis	sabled.		
2	PCI	NT2 F	in change ena	ıble mask bi	t 2.						
		V	Vhen set PCINT	2 Bit is"1"Tim	e,PB2 The pir	level change	e interrupt is	enabled.PB2	The level		
		c	hange on the p	in will be set	PCIF0If PCIEC	Bit and glob	al interrupt s	et, will genera	ate		
		F	CI0 Interrupted	d. When setPo	CINT2 Bit is"0	'Time,PB2 Th	e pin level ch	ange interru	ot is disabled.		
1	PCI	NT1 F	in change enal	ole mask bit1.							
		V	Vhen set PCIN	T1 Bit is"1"T	ime,PB1 The	pin level ch	ange interru	pt is enable	d.PB1 Pin		

		The level change on will be set PCIF0If PCIE0 Bit and global interrupt set, will generate
		PCIO Interrupted. When setPCINT1 Bit is "0" Time, PB1 The pin level change interrupt is disabled.
0	PCINT0	Pin change enable mask bit0.
		When set PCINT0 Bit is"1"Time,PB0 The pin level change interrupt is enabled.PB0 The level
		change on the pin will be set PCIF0If PCIE0 Bit and global interrupt set, will generate
		PCI0 Interrupted. When setPCINT0 Bit is"0"Time,PB0 The pin level change interrupt is disabled.

PCMSK1 – Pin change interrupt mask register 1

			P	<i>CMSK1</i> - Pin o	hange mas	k register 1			
addres	s: 0x6C					Default	s: 0x00		
D:+	. 7		6	5	4	3	2	1	0
Bit	PCIN <sup>-</sup>	Г15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8
R/V	V R/\	Ν	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	des	cription						
7	PCINT15	Pi	n change ena	ble mask bit	15.				
		W	hen set PCIN	T15 Bit is"1"T	ime,PC7 The p	oin level chan	ge interrupt i	is enabled.PC	7 The level
		ch	nange on the	pin will be set	PCIF1If PCIE	1 Bit and glob	oal interrupt s	set, will gener	ate
		P	CI1 Interrupte	d. When setP	CINT15 Bit is	"0"Time,PC7	The pin level	change interr	upt is
		di	sabled.						
6	PCINT14	Pi	in change en	able mask b	it 14.				
		W	hen set PCIN	T14 Bit is"1"T	ime,PC6 The p	oin level chan	ge interrupt i	is enabled.PC	6 The level
		ch	nange on the	pin will be set	PCIF1If PCIE	1 Bit and glob	oal interrupt s	set, will gener	ate
			CI1 Interrupte	d. When setP	CINT14 Bit is	"0"Time,PC6	The pin level o	change interr	upt is
		_	sabled.						
5	PCINT13		in change en						
			hen set PCIN						
			nange on the			,	•	. 3	
			CI1 Interrupte sabled.	d. When seth	CINT13 Bit is	"0"Time,PC5	The pin level of	thange interr	upt is
4	PCINT12	_	in change en	ahle mask h	it 12				
_	T CITY 12		hen set PCIN			nin level chan	ae interrunt i	is enabled PC	4 The level
			nange on the						
			CI1 Interrupte			_	·		
			sabled.				·	3	
3	PCINT11	Pi	in change en	able mask b	it 11.				
		w	hen set PCIN	T11 Bit is"1"T	ime,PC3 The p	oin level chan	ge interrupt i	is enabled.PC	3 The level
		ch	nange on the	pin will be set	PCIF1If PCIE	1 Bit and glob	oal interrupt s	set, will gener	ate
		P	CI1 Interrupte	d. When setP	CINT11 Bit is	"0"Time,PC3	The pin level	change interr	upt is
		di	sabled.						
2	PCINT10	Pi	in change en	able mask b	it 2.				
		W	hen set PCIN	T10 Bit is"1"T	ime,PC2 The p	oin level chan	ge interrupt i	is enabled.PC	2 The level
		ch	nange on the	pin will be set	PCIF1If PCIE	1 Bit and glob	oal interrupt s	set, will gener	ate
		P	CI1 Interrupte	ed. When setP	CINT10 Bit is	"0"Time,PC2 I	Pin level chan	ge interrupt i	s disabled

		only.
1	PCINT9	Pin change enable mask bit 1.
		When set PCINT9 Bit is"1"Time,PC1 The pin level change interrupt is enabled.PC1 The level
		change on the pin will be set PCIF1If PCIE1 Bit and global interrupt set, will generate
		PCI1 Interrupted. When setPCINT9 Bit is"0"Time,PC1 The pin level change interrupt is
0	PCINT8	disabled. Pin change enable mask bit0.
		When set PCINT8 Bit is"1"Time,PC0 The pin level change interrupt is enabled.PC0 The level
		change on the pin will be set PCIF1If PCIE1 Bit and global interrupt set, will generate
		PCI1 Interrupted. When setPCINT8 Bit is"0"Time,PC0 The pin level change interrupt is disabled.

### PCMSK2 – Pin change interrupt mask register 2

PCMSK	PCMSK2 - Pin change mask register 2											
addres	ss: 0x6D				Defaults: 0x	00						
D.,	7	6	5	4	3 2 1 0							
Bits	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bit	Name	description	description									
7	PCINT23	Pin change e	Pin change enable mask bit twenty three.									
		When set I	PCINT23 Bit is'	'1"Time,PD7 T	he pin level cha	ange interrupt	is enabled.PD	7 The level				
		change on	the pin will be	set PCIF2If P	CIE2 Bit and glo	obal interrupt	set, will gener	ate				
		PCI2 Interru	pted.									
		When set I	PCINT23 Bit is	'0"Time,PD7 T	he pin level cha	ange interrupt	is disabled. Pi	n				
6	PCINT22	change en	able mask bite	5.								
		When set I	PCINT22 Bit is'	'1"Time,PD6 T	he pin level cha	ange interrupt	is enabled.PD	6 The level				
		change on	the pin will be	set PCIF2If P	CIE2 Bit and glo	obal interrupt	set, will gener	ate				
		PCI2 Interru	pted.									
		When set P	CINT22 Bit is"0	Time,PD6 The	pin level change	interrupt is dis	abled. Pin					
5	PCINT21	change ena	ble mask bittw	enty one.								
		When set I	PCINT21 Bit is'	'1"Time,PD5 T	he pin level cha	ange interrupt	is enabled.PD	5 The level				
		_	•	e set PCIF2If P	CIE2 Bit and glo	obal interrupt	set, will gener	ate				
		PCI2 Interru										
					he pin level cha	ange interrupt	is disabled. Pi	n				
4	PCINT20		able mask bitz									
					he pin level cha							
		_	•	set PCIF2If P	CIE2 Bit and glo	obal interrupt	set, will gener	ate				
		PCI2 Interru		'O"Tima PD4 T	he pin level cha	ngo intorrunt	ic disabled Di	n				
3	PCINT19		able mask bit		ne pin ievei cha	ange interrupt	is disabled. Pi	11				
	CINTIS				he pin level cha	ange interrunt	is anablad PN	3 The level				
					CIE2 Bit and glo							
		PCI2 Interru	•	. 5001 011 211 1	CILZ Dit and gi	obai interrupt	Jet, Will geller	ucc				
				'0"Time,PD3 T	he pin level cha	ange interrupt	is disabled. Pi	n				
2	PCINT18		able mask bit			J						
		ca.igc cii										

		When set PCINT18 Bit is"1"Time,PD2 The pin level change interrupt is enabled.PD2 The level
		change on the pin will be set PCIF2If PCIE2 Bit and global interrupt set, will generate
		PCI2 Interrupted.
		When set PCINT18 Bit is"0"Time,PD2 The pin level change interrupt is disabled.
1	PCINT17 F	in change enable mask bit 17.
		When set PCINT17 Bit is"1"Time,PD1 The pin level change interrupt is enabled.PD1 The level
		change on the pin will be set PCIF2If PCIE2 Bit and global interrupt set, will generate
		PCI2 Interrupted.
		When set PCINT17 Bit is"0"Time,PD1 The pin level change interrupt is disabled.
0	PCINT16 F	in change enable mask bit 16.
		When set PCINT16 Bit is"1"Time,PD0 The pin level change interrupt is enabled.PD0 The level
		change on the pin will be set PCIF2If PCIE2 Bit and global interrupt set, will generate
		PCI2 Interrupted.
		When set PCINT16 Bit is"0"Time,PD0 The pin level change interrupt is disabled.

PCMSK3 – Pin change interrupt mask register 3

remaks-rill change interrupt mask register													
PCMSK3	PCMSK3 - Pin change mask register 3												
address:	0x73				Defaults	: 0x00							
Bit	7	6	5	4	3	2	1	0					
DIL	PCINT31	PCINT30 PCINT29 PCINT28 PCINT27 PCINT26 PCINT25											
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W R/W										
Bit	Name	description											
7	PCINT31	Pin chang	e enable mas	sk bit 31.									
		When set F	PCINT31 Bit is'	1"Time,PE7 Th	ne pin level cha	nge interrupt	is enabled.PE	7 The level					
		change on	the pin will be	set PCIF3If Po	CIE3 Bit and gl	obal interrupt	set, will gener	ate					
		PCI3 Interru	pted.										
		When set F	PCINT31 Bit is	0"Time,PE7 Th	ne pin level cha	inge interrupt	is disabled. Pi	n					
6	PCINT30	change en	able mask bit3	30.									
		When set F	PCINT30 Bit is	1"Time,PE6 Th	ne pin level cha	inge interrupt	is enabled.PE	5 The level					
		change on	the pin will be	set PCIF3If Po	CIE3 Bit and gl	obal interrupt	set, will gener	ate					
		PCI3 Interru	pted.										
		When set F	PCINT30 Bit is	0"Time,PE6 Th	ne pin level cha	nge interrupt	is disabled. Pi	n					
5	PCINT29	change en	able mask bit3	39.									
		When set F	PCINT29 Bit is'	1"Time,PE5 Th	ne pin level cha	nge interrupt	is enabled.PE	5 The level					
		change on	the pin will be	e set PCIF3If Po	CIE3 Bit and gl	obal interrupt	set, will gener	ate					
		PCI3 Interru	pted.										
		When set F	PCINT29 Bit is	0"Time,PE5 Th	ne pin level cha	inge interrupt	is disabled. Pi	n					
4	PCINT28	change en	able mask bit2	28.									
		When set F	PCINT28 Bit is	1"Time,PE4 Th	ne pin level cha	inge interrupt	is enabled.PE	4 The level					
		change on	the pin will be	e set PCIF3If P	CIE3 Bit and gl	obal interrupt	set, will gener	ate					
		PCI3 Interru	pted.										
		When set F	PCINT28 Bit is	0"Time,PE4 Th	ne pin level cha	nge interrupt	is disabled. Pi	n					
3	PCINT27	change en	able mask bit2	27.									

	When set PCINT27 Bit is"1"Time,PE3 The pin level change interrupt is enabled.PE3 The level change on the pin will be set PCIF3If PCIE3 Bit and global interrupt set, will generate PCI3 Interrupted.  When set PCINT27 Bit is"0"Time,PE3 The pin level change interrupt is disabled.
2	PCINT26 Pin change enable mask bit 26.
	When set PCINT26 Bit is"1"Time,PE2 The pin level change interrupt is enabled.PE2 The level
	change on the pin will be set PCIF3If PCIE3 Bit and global interrupt set, will generate
	PCI3 Interrupted.
	When set PCINT26 Bit is"0"Time,PE2 The pin level change interrupt is disabled.
1	PCINT25 Pin change enable mask bit 25.
	When set PCINT25 Bit is"1"Time,PE1 The pin level change interrupt is enabled.PE1 The level
	change on the pin will be set PCIF3If PCIE3 Bit and global interrupt set, will generate
	PCI3 Interrupted.
	When set PCINT25 Bit is"0"Time,PE1 The pin level change interrupt is disabled.
0	PCINT24 Pin change enable mask bit twenty four.
	When set PCINT24 Bit is"1"Time,PE0 The pin level change interrupt is enabled.PE0 The level
	change on the pin will be set PCIF3If PCIE3 Bit and global interrupt set, will generate
	PCI3 Interrupted.
	When set PCINT24 Bit is"0"Time,PE0 The pin level change interrupt is disabled.

PCMSK4 – Pin change interrupt mask register

PCMSK4	- Pin change	e mask reg	ister 4								
address: 0x74						Defaults: 0x00					
Bit	7	6	6 5 4 3 2 1								
ыс	PCINT39	PCINT38	PCINT37	PCINT36	PCINT35	PCINT34	PCINT33	PCINT32			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit	Name	description									
7	PCINT39	Pin chang	e enable mas	sk bit 39.							
		When set I	PCINT39 Bit is"	1"Time,PF7 Th	ie pin level cha	nge interrupt	is enabled.PF7	7 The level			
		change on	the pin will be	e set PCIF4If Po	CIE4 Bit and gl	obal interrupt	set, will gener	ate			
		PCI4 Interru	pted.								
		When set I	PCINT39 Bit is"	0"Time,PF7 Th	ie pin level cha	nge interrupt	is disabled. Pi	n			
6	PCINT38	change en	able mask bit3	38.							
		When set I	PCINT38 Bit is"	1"Time,PF6 Th	ie pin level cha	nge interrupt	is enabled.PF6	5 The level			
		change on	the pin will be	e set PCIF4If Po	CIE4 Bit and gl	obal interrupt	set, will gener	ate			
		PCI4 Interru	pted.								
		When set I	PCINT38 Bit is"	0"Time,PF6 Th	ie pin level cha	nge interrupt	is disabled. Pi	n			
5	PCINT37	change en	able mask bit3	37.							
		When set I	PCINT37 Bit is"	1"Time,PF5 Th	ie pin level cha	nge interrupt	is enabled.PF5	The level			
		change on	the pin will be	e set PCIF4If Po	CIE4 Bit and gl	obal interrupt	set, will gener	ate			
		PCI4 Interru	pted.								
		When set I	PCINT37 Bit is"	0"Time,PF5 Th	ie pin level cha	nge interrupt	is disabled. Pi	n			
4	PCINT36	change en	able mask bit3	36.							

	When set PCINT36 Bit is"1"Time,PF4 The pin level change interrupt is enabled.PF4 The level
	change on the pin will be set PCIF4If PCIE4 Bit and global interrupt set, will generate
	PCI4 Interrupted.
	When set PCINT36 Bit is"0"Time,PF4 The pin level change interrupt is disabled.
3	PCINT35 Pin change enable mask bit 35.
	When set PCINT35 Bit is"1"Time,PF3 The pin level change interrupt is enabled.PF3 The level
	change on the pin will be set PCIF4If PCIE4 Bit and global interrupt set, will generate
	PCI4 Interrupted.
	When set PCINT35 Bit is"0"Time,PF3 The pin level change interrupt is disabled.
2	PCINT34 Pin change enable mask bit 34.
	When set PCINT34 Bit is"1"Time,PF2 The pin level change interrupt is enabled.PF2 The level
	change on the pin will be set PCIF4If PCIE4 Bit and global interrupt set, will generate
	PCI4 Interrupted.
	When set PCINT34 Bit is"0"Time,PF2 The pin level change interrupt is disabled.
1	PCINT33 Pin change enable mask bit 33.
	When set PCINT33 Bit is"1"Time,PF1 The pin level change interrupt is enabled.PF1 The level
	change on the pin will be set PCIF4If PCIE4 Bit and global interrupt set, will generate
	PCI4 Interrupted.
	When set PCINT33 Bit is"0"Time,PF1 The pin level change interrupt is disabled.
0	PCINT32 Pin change enable mask bit 32.
	When set PCINT31 Bit is"1"Time,PF0 The pin level change interrupt is enabled.PF0 The level
	change on the pin will be set PCIF4If PCIE4 Bit and global interrupt set, will generate
	PCI4 Interrupted.
	When set PCINT32 Bit is"0"Time,PF0 The pin level change interrupt is disabled.

### Timer/counter 0 (TMR0)

- Z 8 Bit counter
- Z Two independent comparison units
- Z When a comparison match occurs, the counter is automatically cleared and automatically loaded
- Z Phase-corrected without interference pulses PWMOutput
- Z Frequency generator
- Z External event counter
- z 10 Bit clock prescaler
- Z Overflow and compare match interrupt
- Z With dead time control
- Z 6 Selectable trigger sources are automatically turned off PWMOutput
- Z Generate high-speed and high-resolution in high-speed clock mode (500KHz@7Bit)PWM

#### Overview

TCO Is a universal 8 Bit timer counter module, support PWMOutput, can accurately generate waveform.TCO contain 1 Count clock generation unit, 1 A 8 Bit counter, waveform generation mode control unit and 2 Output comparison unit. Simultaneously, TCO Can be combined with TC1 Share 10 Bit prescaler, can also be used independently 10 Bit prescaler. Prescaler to system clockclkio Or high-speed clock rcm2x(internal 32M RC Oscillator output clock rc32mof 2 Frequency multiplication) Divide the frequency to generate the count clock Clkto. The waveform generation mode control unit controls the working mode of the counter and the generation of the comparison output waveform. According to different working modes, the counter counts each clockClkto Realize the operation of clearing, adding one or subtracting one.Clkto It can be generated by an internal clock source or an external clock source. When the count value of the counterTCNT0 Reach the maximum value (equal to the maximum value 0xFF Or output compare register OCR0A,defined as TOP, The maximum value is defined as MAX To show the difference), the counter will be cleared or decremented by one. When the count value of the counterTCNT0 Reach a small value (equal to 0x00,defined as BOTTOM), the counter will increment by one. When the count value of the counterTCNT0 Arrivals

OCR0A/OCR0B When a comparison match occurs, it will be cleared or set to output a comparison signal OC0A/OC0BTo produce PWM Waveform. When the insertion of dead time is enabled, the set dead time (DTR0 The count clock corresponding to the register) will be inserted into the generated PWMIn the waveform. Software can be cleared byCOM0A/COM0B Bit is zero to turn off

OC0A/OC0B Waveform output, or set the corresponding trigger source, the hardware will automatically clear when a trigger event occurs

COM0A/COM0B Bit to close OC0A/OC0B Waveform output.

The count clock can be generated by an internal or external clock source. The selection of clock source and frequency division are determined by TCCR0B Register CS0 Bit to control, see detailed description TC0 with TC1 Prescaler chapter.

The length of the counter is 8 Bit, supports two-way counting. The waveform generation mode, that is, the working mode of the counter, is determined byTCCR0A with


TCCR0B RegisterWGM0 Bit to control. According to different working modes, the counter counts each clockClkt0 Realize the operation of clearing, adding one or subtracting one. When the count overflows, it is located atTIFR0 Register overflow flag TOV0 The bit will be set. Can be generated when the interrupt is enabledTC0 Count overflow interrupt.

Output comparison unit pair count value TCNT0 And output compare register OCR0A with OCR0B To compare the value of when TCNT0 equal OCR0A or OCR0B Is called a comparison match, and is located at TIFR0 Register output compare flag OCF0A or OCF0B The bit will be set. Can be generated when the interrupt is enabledTC0 Output compare match interrupt. It should be noted that inPWMIn working mode,OCR0A with OCR0B The register is a double-buffered register. In normal mode and

CTC In mode, the double buffering function is invalid. When the count reaches a large value or a small value, the value in the buffer register is updated to the compare register synchronouslyOCR0A with OCR0B Go in. See the description of the working mode chapter for details.

The waveform generator uses comparison matching and counting overflow to generate output comparison waveform signals according to the waveform generation mode control and the comparison output mode control. OCOA with OCOB. For specific generation methods, see the description in the chapters on working modes and registers. To compare the output waveform signalOCOA with OCOB When outputting to the corresponding pin, the data direction register of the pin must also be set as output.

The picture below is TC0 Internal structure diagram.TC0 contain 1 Count clock generation unit,1 A 8 Bit counter,2 Lose Compare unit and 2 A waveform generation control unit.



TC0 Structure chart

#### Operating mode

Timer counter 0 There are four different working modes, including normal mode (Normal), cleared on comparison match (CTC) Mode, fast pulse width modulation (FPWM) Mode, which is controlled by the waveform generation modeWGM0[2:0]To choose. The four modes are described in detail below. Since there are two independent output comparison units, use"A"with"B"To indicate, in lowercase"X"To represent these two output comparison unit channels.

#### Normal mode

The normal mode is the simple working mode of the timer counter. At this time, the waveform generation mode control bitWGM0[2:0]=0, The maximum value of the count TOP for MAX(0xFF). In this mode, the counting method increases by one for each counting clock. When the counter reachesTOP Back after overflow BOTTOM Start accumulation again. Count valueTCNT0 The timer counter overflow flag is set in the same counting clock that becomes zero TOV0. In this modeTOV0 The sign is like the first 9 The counting bit is only set but not cleared. Overflow interrupt service routine will be automatically clearedTOV0 Mark, the software can use it to improve the resolution of the timer counter. There is no special situation to consider in the normal mode, and a new count value can be written at any time. Set upOC0xThe output comparison signal can only be obtained when the data direction register of the pin is outputOC0xf9waveform. whenCOM0x=1

When a comparison match occurs, it will flip OC0x Signal, the frequency of the waveform in this case can be calculated with the following formula:  $f_{oc0xnormal} = f_{sys}/(2*N*256)$ 

among them, N Represents the prescaler factor (1,8,64,256 or 1024)

The output compare unit can be used to generate interrupts, but it is not recommended to use interrupts in normal mode, which will take up too much CPU time.

#### **CTC** mode

Set up WGM0[2:0]=2 Time counter 0 enter CTC Mode, counted Big value TOP for OCR0A. in

In this mode, the counting method is incremented by one for each counting clock. When the counter value TCNT0 equal TOP The hour counter is cleared. OCR0A Defines the maximum value of the count, that is, the resolution of the counter. This mode allows users to easily control the frequency of the compare match output, and also simplifies the operation of counting external events.

When the counter reaches the maximum value of the count, the compare match flag is output OCF0 Is set, an interrupt will be generated when the corresponding interrupt enable bit is set. Can be updated in the interrupt service routineOCR0A The register is the large value of the count. In this mode OCR0A Double buffering is not used. Be careful when updating the large value to close to the small value when the counter is working with no prescaler or a very low prescaler. If writeOCR0A Is less than the value at the time TCNT0 Value, the counter will lose a comparison match. Before the next comparison match occurs, the counter has to count toTOP, And then from BOTTOM

Start counting toOCR0Avalue. Same as normal mode, Count value back toBOTTOMSet in the count clock TOV0Sign.

Set upOC0xThe output comparison signal can only be obtained when the data direction register of the pin is outputOC0xf9waveform. whenCOM0x=1

When a comparison match occurs, it will flip OC0x Signal, the frequency of the waveform in this case can be calculated with the following formula:

 $f_{oc0xctc} = f_{sys}/(2*N*(1+OCR0x))$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024) .

It can be seen from the formula that when setting OCR0A for 0x0 And when there is no prescaler, the waveform can

The maximum frequency is f<sub>syst</sub>2 Output be obtained.

### fast PWMmode

Set up WGM0[2:0]=3 or 7 Time counter 0 Enter fast PWM Mode, which can be used to generate high frequency PWMWaveform, count the big value TOP Respectively MAX(0xFF) or OCR0x. fastPWMMode and others PWMThe mode is different in that it is a one-way operation. Counter value0x00 Accumulate to TOP Back again BOTTOM Recount. When the count valueTCNT0 Arrivals OCR0x or BOTTOMWhen, output the comparison signal OC0x Will be set or cleared, depending on the comparison output mode COM0x See the register description for details. Due to the one-way operation, fastPWMThe operating frequency of the mode is phase correction with bidirectional operation PWM Twice the pattern. High frequency characteristics make fastPWM Mode is suitable for power regulation, rectification and DAC application. High-frequency signals can reduce the size of external components (inductance, capacitance, etc.), thereby reducing system costs.

When the count value reaches a large value, the timer counter overflow flag TOV0 Will be set and update the value of the compare buffer

To the comparison value. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR0x register. Set upOC0x The output comparison signal can only be obtained when the data direction register of the pin is output OC0x 的waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc0xfpwm} = f_{sys/(N*(1+TOP))}$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024) .

when TCNT0 with OCR0x When a comparison match occurs, the waveform generator is set (cleared)OC0x Signal when TCNT0 When cleared, the waveform generator is cleared (set)OC0x Signal to generate PWMwave. thusOCR0x Extreme values will produce special PWM Waveform. whenOCR0x Set as 0x00 When the output PWM For every (1+TOP)There is a narrow spike in each count clock. when OCR0x When set to a large value, the output waveform is a continuous high or low level.

#### Phase correction PWMmode

When set WGM0[2:0]=1 or 5 Time counter 0 Enter phase correction PWM Mode, the maximum value of the count TOP Respectively MAX(0xFF)or OCR0A. The counter adopts two-way operation, byBOTTOM Increment to TOP, And then decrease to BOTTOM, Repeat this operation again. Count arrivalTOP with BOTTOMChange the counting direction every time, the count value is in TOP or BOTTOM Only one counting clock stays on each of them. In the process of increment or decrement, the count valueTCNT0 versus OCR0x When matching, output comparison signal OC0x Will be cleared or set, depending on the comparison output mode COM0x setting. Compared with the one-way operation, the large frequency available for the two-way operation is smaller, but its excellent symmetry is more suitable for motor control. Phase correctionPWM Mode, when the count reaches BOTTOM Set when TOV0 Sign when the count arrives TOP When updating the value of the comparison buffer to the comparison value. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR0x register.

Set up OC0x The output comparison signal can only be obtained when the data direction register of the pin is output OC0x 的waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc0xpcpwm} = f_{sys}/(N*TOP*2)$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024) .

During the count-up process, when TCNT0 versus OCR0x When there is a match, the waveform generator is cleared (set)OC0x signal. In the process of counting down, whenTCNT0 versus OCR0x When there is a match, the waveform generator is set (cleared)OC0x signal. thus OCR0x The extreme value of will produce a special PWMwave. whenOCR0x Set

Large value or

At small values,OC0x Signal output to keep low or high all the time.

In order to ensure the output PWMThe symmetry of the wave on both sides of the small value, when there is no comparison match, it will be flipped in two cases OC0x signal. The first situation is whenOCR0x The value of the large value 0xFF When changing to other data. whenOCR0x Is a large value, when the count value reaches a large value, OC0x The output of is the same as the result of the comparison match when counting in descending order, that is, keep OC0x constant. At this time, the comparison value will be updated to the new oneOCR0x Value (not 0xFF),OC0x The value of will be maintained until a comparison match occurs during ascending counting and it is reversed. at this timeOC0x The signal is not symmetrical about the small value, so it needs to be

TCNT0 Flip when reaching a large value OC0x Signal, that is, there is no rollover when a comparison match occurs OC0x The first case of the signal. The second situation is whenTCNT0 From OCR0x When the high value starts to count, a comparison match will be lost, which will cause asymmetry. Also need to flipOC0x The signal to achieve symmetry on both sides of the small value.

### PWMAutomatic shutdown and restart of output

When set TCCR0A Register DOC0x When the bit is high,PWMThe automatic shutdown function of the output will be enabled. When the trigger condition is met, the hardware will clear the corresponding COM0x Bit, will PWM output signal OC0x Disconnect from its output pin and switch to general purpose IO Output, achieve PWM The output is automatically turned off. At this time, the state of the output pin can be IO To control the output of the port.

PWMAfter the automatic shutdown of the output is enabled, the trigger conditions need to be set. TCCROC Register DSX0n Bit to select the trigger source. Trigger sources include analog comparator interrupt, external interrupt, pin level change interrupt and timer overflow interrupt. For details, please refer toTCCROC Register description. When one or some trigger sources are selected as the trigger condition, the hardware will clear these interrupt flag bits at the same time as they are set.COM0x Bit to close PWMOutput.

Close when a trigger event occurs PWMAfter the output, the timer module does not have the corresponding interrupt flag bit, and the software needs to know the trigger condition and trigger event by reading the interrupt flag bit of the trigger source.

when PWM When the output is automatically turned off and the output needs to be restarted again, the software only needs to be reset COM0x Bit to switch

OC0x The signal is output to the corresponding pin. It should be noted that after the automatic shutdown occurs, the timer does not stop working.

OC0x The status of the signal is also constantly being updated. Software can set after timer overflow or compare match

COM0x Bit to output OC0x Signal so that you can get a clear PWMOutput status.

#### Dead time control

Set up DTEN0 Bit is"1"When the function of inserting the dead time is enabled,OCOA with OCOB The output waveform will be in B The set dead time is inserted on the basis of the waveform generated by the channel comparison output. The length of the time is DTR0 The time value corresponding to the count clock number of the register. As shown below,OCOA with OCOB The dead time insertion is based on the channel B The comparison output waveform is the reference, when COMOA with COMOB Same as"2"or"3"Time,OCOA The polarity of the waveform and OCOB The polarity of the waveform is the same, when COMOA with COMOB Respectively"2"or"3"Time,OCOA The waveform and OCOB The polarity of the waveform is opposite.




Figure 1 FPWMMode TC0 Dead time control




Figure 2 PCPWMMode TC0 Dead time control

Set up DTEN0 Bit is"0"Time, the function of inserting the dead time is disabled,OC0A with OC0B The output waveform of is the waveform generated by the respective comparison output.

#### High-speed clock mode

In high-speed clock mode, a higher frequency clock is used as the clock source for counting to generate higher speed and higher resolution PWMWaveform.

This high-frequency clock is passed to the internal32M RC Oscillator's output clock rc32mget on 2 Multiplied to produce. Therefore, before entering the high frequency mode, you need to enable the internal32MRC The frequency multiplication function of the oscillator,

Set TCKCSR

Register F2XEN Bit and wait for a certain period of time until the output of the multiplier clock signal is stable. Then, you can setTCKCSR of TC2XSO Bit to make the timer counter enter the high-speed clock mode.

In this mode, the system clock and high-speed clock are asynchronous, and some registers (see TC0 The register list) works in the high-speed clock domain.

Therefore, the configuration and reading of this type of register are also asynchronous, and attention should be paid to the operation.

There are no special requirements for non-continuous read and write operations on registers in the high-speed clock domain. When continuous read and write operations are performed, you need to wait for a system clock. Follow the steps below:

- 1) Write register A;
- 2) Waiting for a system clock (NOP Or register under the operating system clock);
- 3) Read or write register A or B.
- 4) Waiting for a system clock (NOP Or registers under the operating system clock).

When reading the registers in the high-speed clock domain, except TCNT0 All external registers can be read directly. When the counter is still counting, TCNT0 The value of will change with the high-speed clock, and the counter can be paused (set CS0 Zero) and then read TCNT0 Value.

# Register definition

TC0 Register list

register	address	Defaults	description
TCCR0A*	0x44	0x00	TC0 Control register A
TCCR0B*	0x45	0x00	TC0 Control register B
TCNT0*	0x46	0x00	TC0 Count value register
OCR0A*	0x47	0x00	TC0 Output compare register A
OCR0B*	0x48	0x00	TC0 Output compare register B
DSX0*	0x49	0x00	TC0 Trigger source control register
DTR0*	0x4F	0x00	TC0 Dead time register
TIMSK0	0x6E	0x00	Timer counter 0 Interrupt mask register
TIFR0	0x35	0x00	Timer counter 0 Interrupt flag register
TCKCSR	0xEC	0x00	TC Clock control and status register

### [note]

band"\*"The registers work in the system clock and high-speed clock domains, without"\*"The registers only work in the system clock domain under.

### TC0 Control register A- TCCR0A

TCCROA -TCO Control register A									
address: 0x44 Defaults: 0x00									
Dit	7	6	5	4	3		2	1	0
Bit	COM0A1	COM0A0	COM0B1	СОМ0В0	DOC	DOC0B	DOC0A	WGM01	WGM00
R/W	R/W	R/W	R/W	R/W	R/V	٧	R/W	R/W	R/W
Bit	Name	description							
7	COM0A1	COM0A1 with C OC0A The output occupies OC0A In different wor	TCO Comparison match A The output mode controls the high bit.  COM0A1 with COM0A0 Together to form a comparative output mode control COM0A[1:0]To control  OC0A The output waveform. in caseCOM0A of 1 Bit or 2 Bits are set, the output comparison waveform  occupies OC0A Pin, but the data direction register of this pin must be set high to output this waveform.  In different working modes,COM0A The control of the output comparison waveform is also different,  see the description of the comparison output mode control table for details.						
6	СОМОАО	COM0A0 with C OC0A The output occupies OC0A In different wor	n match A Outpu OM0A1 Togethe ut waveform. in o Pin, but the data king modes,CON	r to form a comp caseCOM0A of 1 direction regist 40A The control	parative o Bit or 2 B er of this of	its are	set, the outpust be set higomparison wa	out comparison  h to output this	waveform s waveform.
5	COM0B1	COM0B1 with	atch B The output m COM0B0 Toget The output wav	her to form a c	omparat		'		B[1:0]To

		The output comparison waveform occupies OCOB Pin, but the data direction register of this pin must be set high to output this waveform. In different working modes, COMOB The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.
4	СОМОВО	TC0 Comparison match B Output mode control low bit.  COM0B0 with COM0B1 Together to form a comparative output mode control COM0B[1:0] To control  OC0B The output waveform. in caseCOM0B of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC0B Pin, but the data direction register of this pin must be set high to output this waveform.  In different working modes,COM0B The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.
3	DOC0B	TC0 Turn off the output compare enable control high bit.  when DOC0B Bit is"1"When the trigger source turns off and outputs the comparison signal OC0B Is enabled. When a trigger event occurs, the hardware is automatically clearedCOM0B Bit, off OC0B  Waveform output. Software through settingsCOMB Can be reopened PWMOutput. whenDOC0B Bit is"0"  When the trigger source turns off and outputs the comparison signal OC0B banned.
2	DOC0A	TC0 Turn off the output compare enable control low bit.  When set DOCOA Bit is "1"When the trigger source turns off and outputs the comparison signal OCOA Is enabled. When a trigger event occurs, the hardware automatically shuts downOCOA Waveform output.  When setDOCOA Bit is "0"When the trigger source turns off and outputs the comparison signal OCOA banned. Will not close when a trigger event occursOCOA Waveform output.
1	WGM01	TCO The waveform generation mode controls the neutral position.  WGM01 with WGM00,WGM02 Form the waveform generation mode control together  WGM0[2:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation mode table for details.
0	WGM00	TC0 Waveform generation mode control low bit.  WGM00 with WGM01,WGM02 Form the waveform generation mode control together  WGM0[2:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation mode table for details.

# TC0 Control register B- TCCR0B

тссков -TC0 Control register В										
address: 0x45 Defaults: 0x00										
D:4	7	6	5	4	3 2		1	0		
Bit	FOC0A	FOC0B	FOCOB OCOAS DTENO WGM02 CS02 CS01							
R/W	W	W	W/R	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description								
7	FOC0A	output the o	comparison bi enerate comp load or clear t	t FOC0A write parison match the timer, but dated accordin	es. Force comp the output pin gly, just as if a co	oare match wi	ll not be setO	CF0A Flag,		
6	FOC0B	TC0 Force ou	tput compariso	on B Control bi	t.					

		Work in non PWM Mode, you can	compulsorily output the comparison bit FOC0B write					
		"1"Way to generate comparison n	natches. Force compare match will not be setOCF0B Flag,					
		it will not reload or clear the timer	r, but the output pin OC0B Will be followed					
		COM0B The settings are updated acc	ordingly, just as if a comparison match actually occurred.					
		ReadFOC0B The return value of is alv	vays zero.					
		OC0A Output port selection control bit. When setOC0AS Bit is"0"Time,OC0A The waveform						
5	OC0AS	from the pin PD6 Output; when se	et OC0AS Bit is"1"Time,OC0A The waveform from the pin					
		PE4 Output (QFP32 Valid under er	ncapsulation).					
		TC0 Dead time enable contro	l bit.					
		When set DTEN0 Bit is"1"When the time, the	dead time insertion is enabled.OC0A with OC0B All in B The dead time is					
		inserted on the basis of the waveform genera	ated by the channel comparison output, and the inserted dead time interval is					
4	DTEN0	determined by DTR0 The counting time corre	esponding to the register is determined.OC0A The polarity of the output					
4	DIENU	waveform is determined by COM0 with COM0	OB The corresponding relationship is determined, see OC0A					
		After inserting the dead time, the waveform polari	ty is shown in the table.					
		When set DTEN0 Bit is "0"Time, the dead time insertion is prohibited, OCOA with OCOB The waveform of is the						
		waveform generated by the respective comparison output.						
		TC0 The waveform generation mode controls the high bit.						
3	WCMOS	WGM02 with WGM00,WGM01 Form the waveform generation mode control together						
3	WGM02	WGM0[2:0], Control the counting method and waveform generation method of the counter, see the wave for details						
		Shape generation mode table description.						
2	CS02	TC0 The clock selection controls the high bit.						
		Used to select the timer counter 0 Clock source.						
1	CS01	TC0 Clock selection control center position.						
ı		Used to select the timer counter 0	Clock source.					
	CS00	TC0 Clock selection control low bit	t.					
		Used to select the timer counter 0	Clock source.					
		CS0[2:0]	description					
		0	No clock source, stop counting					
		1	Clksys					
0		2	clk <sub>sys</sub> /8, From the prescaler					
		3	clk <sub>sys</sub> /64, From the prescaler					
		4	clk <sub>sys</sub> /256, From the prescaler					
		5	clksys/1024, From the prescaler					
		6	External clock T0 Pin, falling edge trigger					
		7	External clock T0 Pin, rising edge trigger					

The following table is not PWM Mode (i.e. normal mode and CTC Mode), the comparison output mode controls the output comparison waveform system.

COM0x[1:0]	description				
0	OC0x Disconnect, general IO Flip when the port				
1	operation compares match OC0x signal				
2	Clear on comparison match OC0x signal				
3	Set on compare match OC0x signal				

 $The following \ table \ is \ fast \ PWMThe \ comparison \ output \ mode \ in \ the \ mode \ controls \ the \ output \ comparison \ waveform.$ 

COM0x[1:0]	description			
0	OC0x Disconnect, general IO Mouth operation			
1	Keep			
2	Clear on comparison match OC0x Signal, set when the maximum value matches OC0x Set when the			
3	signal compare matches OC0x Signal, cleared when the maximum value matches OC0x signal			

The following table shows the control of the output comparison waveform in the comparison output mode in the phase correction mode.

COM0x[1:0]	description					
0	OC0x Disconnect, general IO Mouth operation					
1	Keep					
2	Cleared when compare matches in ascending order OC0x Signal, compare match in descending count  Set when OC0x signal					
3	Set when compare match in ascending count OC0x Signal, compare match in descending count  Time clear OC0x signal					

The following table shows the waveform generation mode control.

WGM0[2:0]	Operating mode	TOP value	Update OCR0X time	Position TOV0 time	
0	Normal	0xFF	immediately	MAX	
1	PCPWM	0xFF	TOP	воттом	
2	СТС	OCR0A	immediately	MAX	
3	FPWM	0xFF	TOP	MAX	
4	Keep	-	-	-	
5	PCPWM	OCR0A	TOP	воттом	
6	Keep	-	-	-	
7	FPWM	OCR0A	TOP	TOP	

The following table shows when the dead time is enabled OC0A The polarity control of the signal output waveform.

In dead time enable mode OC0A Polarity control of signal output waveform  $\,$ 

DTEN0	COM0A[1:0]	COM0B[1:0]	description		
0	-	-	OC0A The signal polarity is determined by OC0A Comparison output mode control		
1	0	-	OC0A Disconnect, general IO Mouth operation		
1	1	-	Keep		
4	2	2	OCOA Signal and OCOB Same signal polarity		
l 	2	3	OC0A Signal and OC0B Signal polarity is opposite		
1	2	2	OC0A Signal and OC0B Signal polarity is opposite		
	3	3	OC0A Signal and OC0B Same signal polarity		

### (note) :

OCOB The polarity of the signal output waveform is determined by OCOB The comparison output mode control is the same as the dead time mode without enabling.

### TC0 Control register C - TCCR0C

			TCCR0C-	TC0 Control	register C				
address	s: 0x49		Defaults: 0x00						
Bit	7	6	5	4	3	2	1	0	
DIL	DSX07	DSX06	DSX05	DSX04	-	-	DSX01	DSX00	
R/W	R/W	R/W	R/W	R/W	-	-	R/W	R/W	
Bit	Name	description							
		TC0 Trigger s	ource selectio	n control enal	ole 7 Bit.				
		When set DSX	07 Bit is"1"Time	TC1 Overflow	s used to turn of	f the output co	omparison sign	al waveforn	
		OC0A/OC0B Th	ne trigger sourc	e of is enabled	whenDOC0A/D0	OC0B Bit is"1"V	Vhen, the rising	edge of th	
7	DSX07	interrupt flag r	register bit of th	ne selected trig	ger source will be	e automatically	turned off		
		OC0A/OC0E	3 Waveform	output.					
		When set DSX0	07 Bit is"0"Time	TC1 Overflow	s used to turn of	f the output co	omparison sign	al waveforr	
		OC0A/OC0B Th	ne trigger sourc	e of is disabled					
		TC0 Trigger so	urce selection o	control enable 6	Bit. When setDS	SX06 Bit is"1"Ti	me,TC2 Overflo	w is used t	
		turn off the ou	tput compariso	n signal wavef	orm OC0A/OC0B	The trigger so	urce of is enab	ed. when	
		turn off the output comparison signal waveform OC0A/OC0B The trigger source of is enabled. when DOC0A/DOC0B Bit is"1"When, the rising edge of the interrupt flag register bit of the selected trigger							
6	DSX06	source will be automatically turned off							
		OCOA/OCOB Waveform output.							
		When set DSX06 Bit is "0"Time,TC2 Overflow is used to turn off the output comparison signal waveform							
		OCOA/OCOB The trigger source of is disabled.							
		TC0 Trigger source selection control enable 5 Bit. When setDSX05 Bit is"1"When the pin level changes 0							
		As a comparison signal waveform for turning off the output OCOA/OCOB The trigger source of is							
		enabled, whenDOCOA/DOCOB Bit is"1"							
5	DSX05	When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off							
		OCOA/OCOB Waveform output.							
		When set DSX05 Bit is "0"When the pin level changes 0 As a comparison signal waveform for turning off							
		the output OC	0A/OC0B The tr	igger source of	is disabled.				
		-			Bit. When setDS	SX04 Bit is"1"E	xternal interrup	t 0 As a	
		comparison signal waveform for turning off the output OCOA/OCOB The trigger source of is er whenDOCOA/DOCOB Bit is"1"When, the rising edge of the interrupt flag register bit of the sele							
4	DSX04	trigger source will automatically turn off							
		OCOA/OCOB Waveform output.							
			When set DSX04 Bit is "0" External interrupt 0 As a comparison signal waveform for turning off the						
			OCOB The trigge	·		9	9		
3:2	_	Keep unused							
		•		n control enal	ole 1 Bit. When	setDSX01 Bit	is"1"When. an	alog	
		33			veform for turn				
1	DSX01	•			/DOC0B Bit is"				
•	וטאכט						outomatically to	nd off	
		wnen, the rising e	euge or the interru	μι nag register bit	of the selected trigg	er source Will be a	ucomatically turne	u OTT	

OC0A/OC0B Waveform output.

		When set DSX01 Bit is "0" When, analog comparator 1  As a comparison letter for turning off the output  Waveform OCOA/OCOB The trigger source of is disabled.
		TC0 Trigger source selection control enable 0 Bit. When set
		DSX00 Bit is"1"When, analog comparator 0 As a comparison letter for turning off the output
		Waveform OC0A/OC0B The trigger source of is enabled. whenDOC0A/DOC0B Bit is"1" DSX00 When,
		narelonii oce voces me aliggei soarce ons chasical michisoce vissoces sicis i sissico michi,
0	the rising ed	ge of the interrupt flag register bit of the selected trigger source will be automatically turned off
		OC0A/OC0B Waveform output.
		When set DSX00 Bit is"0"When, analog comparator 0 As a comparison signal waveform for turning off
		the output OCOA/OCOB The trigger source of is disabled.

The following table shows the selection and control of the trigger source of the waveform output.

shut down OC0A/OC0B Trigger source selection control of waveform output

DOC0x	DSX0n=1	Trigger source	description			
0	-		DOC0x Bit is "0", The trigger source is turned off and the waveform output			
		-	function is disabled			
1	0	Analog comparator 0	ACIF0 The rising edge will turn off OC0x Wave output			
1	1	Analog comparator 1	ACIF1 The rising edge will turn off OC0x Wave output			
1	4	External Interrupt 0	INTF0 The rising edge will turn off OC0x Wave output			
1	5	Pin level change 0	PCIF0 The rising edge will turn off OC0x Wave output			
1	6	TC2 overflow	TOV2 The rising edge will turn off OC0x Wave output			
1	7	TC1 overflow	TOV1 The rising edge will turn off OC0x Wave output			

### note:

1)DSX0n=1 Means DSX0 Register n Bit is 1 When, each register bit can be set at the same time.

TC0 Count value register- TCNT0

	TCNT0 <b>-TC0 Count value register</b>									
address: 0x46				Defaults: 0x00						
Bit	7	6	5	4	3	2	1	0		
	TCNT07	TCNT06	TCNT05	TCNT04	TCNT03	TCNT02	TCNT01	TCNT00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	·									
Bit	Name	description								
7:0	TCNT0	TCO Count value register.  by TCNT0 The register can directly 8 Read and write access for the count value.CPU Correct  TCNT0 The write operation of the register will prevent the comparison match from occurring in the next timer clock cycle, even if the timer has stopped. This allows initialization  TCNT0 The value of the register is the same as OCR0 The values of are consistent without causing interruption. If writeTCNT0 Equal to or bypassed OCR0 Value, the comparison match will be lost, resulting in incorrect waveforms.  The timer stops counting when the clock source is not selected, but CPU Still accessible TCNT0.CPU								

# TC0 Output compare register A- OCR0A

			OCROA - TCO	Output comp	are register A			
address: 0x47 Defaults: 0x00								
<b>5</b>	7	6	5	4	3	2	1	0
Bit	OCR0A7	OCR0A6	OCR0A5	OCR0A4	OCR0A3	OCR0A2	OCR0A1	OCR0A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	·							
Bit	Name				description			
7:0	OCR0A	TCO Output co OCROA Contain match can be u on the pin. When using PWN match clear mod OCROA The reg asymmetry PW When using the do Can time CP	s a 8 Bit data, it sed to generat MMode,OCROA T e, the double bu ister is synchro MPulse, elimin puble buffering fu	uninterruptedly te output comp the register uses uffering function onized with the ating the inter-	are interrupt, s double-buffere n is prohibited. I maximum or n ference pulse.	or used toOC0.  d registers. In n  ouble buffering	A A waveform  ormal working i  can update  it at all times to	is generated mode and

# TC0 Output compare register B- OCR0B

			OCROB - TCO	Output comp	are register B			
address:	0x48				Defaults:	0x00		
Bit	7	6	5	4	3	2	1	0
Name	OCR0B7	OCR0B6	OCR0B5	OCR0B4	OCR0B3	OCR0B2	OCR0B1	OCR0B0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial	0	0	0	0	0	0	0	0
Bit	Name				description			
7:0	OCR0B	OCROB Cont match can b generated o When using P match clear n register is syr	comparison B i ains a 8 Bit dat e used to gene n the pin. WMMode,OCRO node, the double achronized with ating the interferer, when double	a, uninterruptorate output co B The register u buffering func the maximum o	mpare interrup uses double-buff tion is prohibite r minimum cour en using the dor	ot, or used toO ered registers. I d. Double buffer nt at all times to uble buffering fo	in normal worki ring can update prevent asymm unction,CPU Visi	rm is  ng mode and  OCROB The  netry PWM

## TC0 Interrupt mask register- TIMSK0

		7	<i>тмѕко</i> – тсо 1	Interrupt ma	sk register			
address: 0x6E Defaults: 0x00								
Bit	7	6	5	4	3	2	1	0
ыс	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0
R/W	-	-	-	-	-	R/WR/\	N	R/W
Bit	Name				description			
7:3		Reserved.						
2	OCIE0B Ena	TC0 Output comparison B Match interrupt enable bit.  when OCIE0B Bit is"1", And the global interrupt is set,TC0 Output comparison B Match interrupt  OCIE0B Enable. When a comparison match occurs, that isTIFR0 in OCF0B When the bit is set, interrupt produce.  when OCIE0B Bit is"0"Time,TC0 Output comparison B The match interrupt is disabled.						
1	TC0 Output comparison A Match interrupt enable bit. whenOCIE0A Bit is"1", And the global interrupt is set,TC0 Output comparison A Match interrupt  OCIE0A Enable. When a comparison match occurs, that isTIFR0 in OCF0A When the bit is set, interrupt produce.  when OCIE0A Bit is"0"Time,TC0 Output comparison A The match interrupt is disabled.							
0	TOIE0	TC0 Overflow interrupt enable bit.  when TOIE0 Bit is"1", And the global interrupt is set,TC0 The overflow interrupt is enabled. whenTC0  Overflow occurs, i.e. TIFR middle TOV0 When the bit is set, an interrupt is generated.  when TOIE0 Bit is"0"Time,TC0 Overflow interrupts are disabled.						

# TC0 Interrupt flag register- TIFR0

TIFRO – TCO Interrupt flag register									
address: 0	x35				Defaults: 0x00				
D:t	7	6	5	4	3	2	1	0	
Bit	OC0A	OC0B	-	-	-	OCF0B	OCF0A	TOV0	
R/W	R/O	R/O	R/O R/W R/W R/W						
Bit	Name				description				
7	OC0A	Output comparis  OCOA Signal ou  the polarity of the position and s	Output comparison waveform signal OCOA.  Output comparison waveform signal OCOA, The software is readable but not writable. Software can be disabled  OCOA Signal output to its corresponding IO Before the pin is on, you can read it first OCOA Bit value to obtain the polarity of the comparison waveform signal to be output, and can be configured COMOA  Position and set FOCOA Bit to change its polarity to avoid OCOA Signal output to its corresponding  IO The extra interference pulse is generated after the pin. Output comparison waveform signal						
6	ОСОВ	OCOB.  Output comparison waveform signal OCOB, The software is readable but not writable. Software can be disabled  OCOB Signal output to its corresponding IO Before the pin is on, you can read it first OCOB Bit							

		Value to obtain the polarity of the comparison waveform signal to be output, and can be configured COMOB  Position and set FOCOB Bit to change its polarity to avoid OCOB Signal output to its  corresponding IO The extra interference pulse is generated after the pin. Keep
5:3		
2	OCF0B Mo	TC0 Output comparison B Match flag bit. whenTCNT0 equal OCR0B When, the comparison unit gives a matching signal and sets the bit ratio re sign OCF0B. If the output is compared at this timeB Interrupt enable OCIE0B for "1" And all If the local interrupt flag is set, an output comparison will be generated B Interrupted. When this interrupt service routine is executed OCF0B will be automatically cleared, or OCF0B Bit write "1" This bit can also be cleared.
1	OCF0A Mo	TC0 Output comparison A Match flag bit. when TCNT0 equal OCR0A When, the comparison unit gives a matching signal and sets the bit ratio re sign OCF0A. If the output is compared at this time A Interrupt enable OCIE0A for "1" And all If the local interrupt flag is set, an output comparison will be generated A Interrupted. When this interrupt service routine is executed OCF0A Will be automatically cleared, or OCF0A Bit write "1" This bit can also be cleared.
0	TOV0	TCO Overflow flag.  When the counter overflows, the overflow flag is set TOV0. If overflow interrupt is enabled at this timeTOIE0 for"1"And the global interrupt flag is set, an overflow interrupt will be generated. When this interrupt service routine is executedTOV0 Will be automatically cleared, or TOV0 Bit write"1"also may Clear this bit.

# DTR0-TC0 Dead time control register

		D	<i>TR0</i> – TC0 De	ad time cor	itrol register				
address: (	)x4F				Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0	
DIL	DTR07	DTR06	DTR05	DTR04	DTR03	DTR02	DTR01	DTR00	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Name				description				
[7:4]	DTR0H Outp	TC0 The high bit of the dead time register.  when TCCR0B Register DTEN0 Bit is"1"Time,OC0A with OCOB COMPLEMENTARY COMPOSITION  Output, insert dead time control is enabled,OC0B When the dead zone is inserted on the channel  Indirect DTR0H Decide, the length of time is DTR0H The time corresponding to a counting clock.							
[3:0]	TC0 The low bit of the dead time register.  when TCCR0B Register DTEN0 Bit is"1"Time,OC0A with OC0B Complementary composition  DTR0L Output, insert dead time control is enabled,OC0A When the dead zone is inserted on the channel  Indirect DTR0L Decide, the length of time is DTR0H The time corresponding to a counting clock.								


## TCKCSR-TC Clock control and status register

		TCKS	CR – TC Clock	control and	status regist	er				
address: 0	xEC				Defaults: 0x00					
Bit	7	6	5	4	3	2	1	0		
Name	-	F2XEN 1	C2XF1 TC	2XF0	-	AFCKS T	TC2XS1 TC	2XS0		
R/W	-	R/WRR			-	R/WR/	WR/W			
Bit	Name				description					
7	-	Keep								
		RC 32MMul	tiplier output	enable contro	l bit.					
		When set F2	KEN Bit is"1"Tin	ne,32M RC The	frequency mul	tiplier output	of the oscillator	is enabled,		
6	F2XEN O	utput 64MI	High-speed	clock.						
		When set F2XEN Bit is"1"Time,32M RC The frequency multiplier output of the oscillator is prohibited and								
		cannot be out	put 64MHigh-sp	eed clock.						
5	TC2XF1	TC High-speed clock mode flag 1.								
	TCZXIII	See timer c	ounter 1 Regis	ster descriptio	n.					
		TC High-s	oeed clock r	node flag 0.						
4	TC2XF0 When	read TC2XF0	Bit is"1"Time, ir	ndicating that t	he timer count	er 0 Working o	on high-speed c	lock		
		Pattern for	0"Time, indica	ating that the	timer counter	0 Work in sy	stem clock mo	ode.		
3:2	-	Reserved.								
1	TC2XS1	TC High-spe	ed clock mode :	selection contro	ol bit 1.					
	162//31	See timer c	ounter 1 Regis	ster descriptio	n.					
		TC High-spe	ed clock mode :	selection contro	ol bit 0.					
		When set T	C2XS0 Bit is"1	"When, select	the timer cou	nter 0 Worki	ng on high-spe	eed clock		
0	TC2XS0 i	mode.								
		When set 1	C2XS0 Bit is'	'0"When, sele	ect the timer	counter 0 V	Vork in syster	n clock		
		mode.								

# Timer/counter 1 (TMR1)

- Z truly 16 Bit design, allowing 16 Bit PWM 2
- Z Independent output comparison unit
- Z Double-buffered output compare register
- Z 1 Input capture unit
- Z Input capture noise suppressor
- Z Automatically clear the counter and load automatically when compare matches
- Z Phase-corrected without interference pulses PWM
- z Variable PWMcycle
- Z Frequency generator
- Z External event counter
- Z 4 Independent interrupt source
- Z Support dead time control PWM
- Z 6 Selectable trigger sources are automatically turned off PWMOutput
- z High-speed and high-resolution (500KHZ@7BIT ) PWM

#### Overview



TC1 Structure chart

TC1 Is a universal 16 Bit timer counter module, support PWMOutput, can accurately generate waveform.TC1 contain 1 A 16 Bit counter, waveform generation mode control unit, 2 Independent output comparison unit and 1 Input capture unit. Simultaneously, TC1 Can be combined with TC0 Share 10 Bit prescaler, can also be used independently 10 Bit prescaler. Prescaler to system clockclkio Or high-speed clock rcm2x(internal 32M RC Oscillator output clock rc32m of 2 Frequency multiplication) divide the frequency to generate the count clock Clkt1. The waveform generation mode control unit controls the working mode of the counter and the generation of the comparison output waveform. According to different working modes, the counter counts each clockClkt1 Realize the operation of clearing, adding one or subtracting one.Clkt1 It can be generated by an internal clock source or an external clock source. When the count value of the counterTCNT1 Reach the maximum value (equal to the maximum value 0xFFFF Or fixed value or output compare register OCR1A Or input capture register ICR1, defined as TOP, The maximum value is defined as MAX To show the difference), the counter will be cleared or decremented by one. When the count value of the counterTCNT1 Reached the minimum value (equal to 0x0000, defined as BOTTOM), the counter will increment by one. When the count value of the counterTCNT1 Arrivals OCR1A or OCR1B When a comparison match occurs, it will be cleared or set to output a comparison signal OC1A or OC1BTo produce PWMWaveform. When the insertion of dead time is enabled, the set dead time (DTR1 The count clock corresponding to the register) will be inserted into the generated PWMIn the waveform. When the input capture function is turned on, the counter is triggered to start or stop counting, ICR1 The register will record the count value in the trigger period of the capture signal. Software can be cleared by COM1A/ COM1B Bit is zero to turn off OC1A/OC1B Waveform output, or set the corresponding trigger source, the hardware will automatically clear when a trigger event occurs COM1A/COM1B Bit to close OC1A/OC1B Waveform output.

The count clock can be generated by an internal or external clock source. The selection of clock source and frequency division are determined by TCCR1B Register CS1 Bit to control, see detailed description TC0 with TC1 Prescaler chapter.

The length of the counter is16Bit, Support two-way counting. The waveform generation mode, that is, the working mode of the counter, is determined byTCCR1A with TCCR1B RegisterWGM1 Bit to control. According to different working modes, the counter counts each clockClkt1

Realize the operation of clearing, adding one or subtracting one. When the count overflows, it is located atTIFR1 Register overflow flag TOV1

The bit will be set. Can be generated when the interrupt is enabledTC1 Count overflow interrupt.

Output comparison unit pair count value TCNT1 And output compare register OCR1A with OCR1B To compare the value of when TCNT1 equal OCR1A or OCR1B Is called a comparison match, and is located at TIFR1 Register output compare flag OCF1A or OCF1B The bit will be set. Can be generated when the interrupt is enabledTC1 Output compare match interrupt. It should be noted that inPWMIn working mode,OCR1A with OCR1B The register is a double-buffered register. In normal mode and CTC In mode, the double buffering function is invalid. When the count reaches the maximum or minimum value, the value in the buffer register is synchronously updated to the compare registerOCR1A with OCR1B Go in. See the description of the working mode chapter for details.

The waveform generator uses comparison matching and counting overflow to generate output comparison waveform signals according to the waveform generation mode control and the comparison output mode control. OC1A with OC1B. For specific generation methods, see the description in the chapters on working modes and registers. To compare the output waveform signalOC1A with OC1B When outputting to the corresponding pin, the data direction register of the pin must also be set as output.

## Operating mode

Timer counter 1 There are six different working modes, including normal mode (Normal), cleared on comparison match (CTC) Mode, fast pulse width modulation (FPWM) Mode, phase correction pulse width modulation (PCPWM) Mode, phase frequency correction pulse width modulation (PFCPWM) Mode, and input capture (ICP)mode. Control bit by waveform generation mode WGM1[3:0]To choose. The six modes are described in detail below. Since there are two independent output comparison units, use "A"with"B"To indicate, in lowercase"X"To represent these two output comparison unit channels.

#### Normal mode

Normal mode is the simplest working mode of the timer counter. At this time, the waveform generation mode control bitWGM1[3:0]=0, The maximum value of the count TOP for MAX(0xFFFF). In this mode, the counting method is incremented by each counting clock. When the counter reachesTOP Back after overflow BOTTOM Start accumulation again. Count valueTCNT1 The timer counter overflow flag is set in the same counting clock that becomes zero TOV1. In this modeTOV1 The sign is like the first 17 The counting bit is only set but not cleared. Overflow interrupt service routine will be automatically clearedTOV1 Mark, the software can use it to improve the resolution of the timer counter. There is no special situation to consider in the normal mode, and a new count value can be written at any time.

Set upOC1xThe output comparison signal can only be obtained when the data direction register of the pin is outputOC1xf9waveform. whenCOM1x=1

When a comparison match occurs, it will be flipped OC1x Signal, the frequency of the waveform in this case can be calculated with the following formula:

foc1xnormal = fsys/(2\*N\*65536)

among them, N Represents the prescaler factor (1,8,64,256 or 1024) .

The output compare unit can be used to generate interrupts, but it is not recommended to use interrupts in normal mode, which will take up too much CPU time.

### **CTC** mode

Set up WGM1[3:0]=4 or 12 Time counter 1 enter CTC mode. whenWGM1[3]=0, The maximum value of the count TOP for OCR1A, whenWGM1[3]=1, The maximum value of the count TOP for ICR1. The following isWGM1[3:0]=4 As an example to describeCTCIn this mode, the counting method is incremented by one for each counting clock. When the counter valueTCNT1 equal TOP The hour counter is cleared. This mode allows users to easily control the frequency of the compare match output, and also simplifies the operation of counting external events.

When the counter arrives TOP When, output compare match flag OCF1 Is set, an interrupt will be generated when the corresponding interrupt enable bit is set. Can be updated in the interrupt service routineOCR1A register. In this modeOCR1A Double buffering is not used. Be careful when updating the maximum value to close to the minimum value when the counter is working with no prescaler or a very low prescaler. If writeOCR1A Is less than the value at the time TCNT1 Value, the counter will lose a comparison match. Before the next comparison match occurs, the counter has to count toMAX, And then from BOTTOMStart counting to OCR1A. Like normal mode, the count value returns to0x0 Set in the count clock TOV1 Sign.

Set up OC1x The output comparison signal can only be obtained when the data direction register of the pin is output OC1x 的waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc1xctc} = f_{sys}/(2*N*(1+OCR1A))$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024)

It can be seen from the formula that when setting OCR1A for 0x0 And without prescaler, the maximum frequency that can be obtained is f<sub>595</sub>/2 The output waveform.

whenWGM1[3:0]=12 Time andWGM1[3:0]=4 Similar, just put OCR1A Related to ICR1 That's it.

### fast PWMmode

Set upWGM1[3:0]=5,6,7,14 or 15 Time counter 1 Enter fast PWMMode, maximum count TOP Respectively 0xFF,0x1FF,0x3FF,ICR1 or OCR1A, Can be used to generate high frequency PWMWaveform. fast PWM Mode and others PWM The mode is different in that it is a one-way operation. Counter fromBOTTOM Accumulate to TOP Back again BOTTOM Recount. When the count valueTCNT1 Arrivals TOP or BOTTOMWhen, output the comparison signal OC1x Will be set or cleared, depending on the comparison output mode COM1 See the register description for details. Due to the one-way operation, fastPWM The operating frequency of the mode is phase correction with bidirectional operation PWM Twice the pattern. High frequency characteristics make fast
PWM Mode is suitable for power regulation, rectification and DAC application. High-frequency signals can reduce the size of external components (inductance, capacitance, etc.), thereby reducing system costs.

When the count value reaches TOP Time, timer counter overflow flag TOV1 Will be set, and the value of the compare buffer will be updated to the compare value. If the interrupt is enabled, it can be updated in the interrupt service routineOCR1A register.

Set up OC1x The output comparison signal can only be obtained when the data direction register of the pin is output OC1x 的waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc1xfpwm} = f_{sys/(}N*(1+TOP))$ among them,N Represents the prescaler factor (1,8,64,256 or 1024)

when TCNT1 with OCR1x When a comparison match occurs, the waveform generator is set (cleared)OC1x Signal when TCNT1 When cleared, the waveform generator is cleared (set)OC1x Signal to generate PWMwave. thusOCR1x Extreme values will produce special PWM Waveform. whenOCR1x Set as 0x00 When the output PWM For every (1+TOP)There is a narrow spike in each count clock. whenOCR1x Set as TOP When, the output waveform is a continuous high level or low level. If you useOCR1A As TOP And set COM1A=1, Output comparison signal OC1A Will produce a duty cycle of 50%of PWM wave.

## Phase correction PWMmode

When setWGM0[3:0]=1,2,3,10 or 11 Time counter 1 Enter phase correction PWMMode, the maximum value of the count TOP Respectively 0xFF,0x1FF,0x3FF,ICR1 or OCR1A. The counter adopts two-way operation, byBOTTOM Increment to TOP, And then decrease to BOTTOM, Repeat this operation again. Count arrivalTOP with BOTTOM Change the counting direction every time, the count value is in TOP or BOTTOMThere is only one counting clock on each. In the process of increment or decrement, the count value

TCNT1 versus OCR1x When matching, output comparison signal OC1x Will be cleared or set, depending on the comparison output mode COM1 setting. Compared with unidirectional operation, the maximum frequency that can be obtained by bidirectional operation is smaller, but its excellent symmetry is more suitable for motor control.

Phase correction PWM Mode, when the count reaches BOTTOM Set when TOV1 Sign when the count arrives TOP Update the value of the comparison buffer to the comparison value at the time. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR1x Memory.

Set up OC1x The output comparison signal can be obtained only when the data direction register of the pin is output OC1x Waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc1xcpcpwm} = f_{sys/}(N*TOP*2)$  among them,N Represents the prescaler factor (1,8,64,256 or 1024) .

During the count-up process, when TCNT1 versus OCR1x When there is a match, the waveform generator is cleared (set)OC1x signal. in

During the countdown process, when TCNT1 versus OCR1x When a match, the waveform generator is set (cleared)OC1x signal. thus OCR1x The extreme value of will produce a special PWMwave. whenOCR1x Set as TOP or BOTTOMTime,OC1x The signal output will always remain low or high. If you useOCR1A As TOP And set COM1A=1, Output comparison signal OC1A Will produce a duty cycle of 50% of PWMwave.

In order to ensure the output PWMWave in BOTTOM Symmetry on both sides, when there is no comparison match, there are two cases will be flipped OC1x signal. The first situation is whenOCR1x The value is determined by TOP When changing to other data. whenOCR1x for TOP, The count reaches TOP Time,OC1x The output of is the same as the result of the comparison match when counting in descending order, that is, keep OC1x constant. At this time, the comparison value will be updated to the new oneOCR1x Value (not TOP),OC1x The value of will be maintained until a comparison match occurs during ascending counting and it is reversed. at this timeOC1x The signal is not symmetrical about the minimum value, so it needs to be TCNT1 Flip when reaching maximum OC1x Signal, that is, there is no rollover when a comparison match occurs OC1x The first case of the signal. The second situation is whenTCNT1 From OCR1x When a high value starts to count, a comparison match will be lost, which will cause asymmetry. Also need to flipOC1x The signal to achieve symmetry on both sides of the minimum.

#### Phase frequency correction PWMmode

When setWGM0[3:0]=8 or 9 Time counter 1 Enter phase frequency correction PWMMode, the maximum value of the count TOP Respectively ICR1 or OCR1A. The counter adopts two-way operation, byBOTTOM Increment to TOP, And then decrease to BOTTOM, Repeat this operation again. Count arrivalTOP with BOTTOMChange the counting direction every time, the count value is in TOP or BOTTOM There is only one counting clock on each. In the process of increment or decrement, the count valueTCNT1 versus OCR1x When matching, output comparison signal OC1x Will be cleared or set, depending on the comparison output mode COM1 setting. Compared with unidirectional operation, the maximum frequency that can be obtained by bidirectional operation is smaller, but its excellent symmetry is more suitable for motor control.

Phase frequency correction PWM Mode, when the count reaches BOTTOM Set when TOV1 Mark and update the value of the comparison buffer to the comparison value. The time to update the comparison value is the phase frequency correction PWM Mode and phase correction PWM The biggest difference in the model. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR1x Memory. whenCPU change TOP Value is ORC1A or ICR1 Value, you must ensure that the new TOP The value is not less than the one already in use TOP Value, otherwise the comparison match will not happen again.

Set up OC1x The output comparison signal can be obtained only when the data direction register of the pin is output OC1x Waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc1xcpfcpwm} = f_{sys/(N*TOP*2)}$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024)

During the count-up process, when TCNT1 versus OCR1x When there is a match, the waveform generator is cleared (set)OC1x signal. In the process of counting down, whenTCNT1 versus OCR1x When a match, the waveform generator is set (cleared)OC1x signal. thus OCR1x The extreme value of will produce a special PWMwave. whenOCR1x Set as TOP or BOTTOMTime,OC1x The signal output will always remain low or high. If you useOCR1A As TOP And set COM1A=1, Output comparison signal OC1A Will produce a duty cycle of 50% of PWMwave.

because OCR1x The register is in BOTTOM Updated all the time, so TOP The count length of the ascending order and the descending order is the same on both sides of the value, and a symmetrical waveform with the correct frequency and phase is generated.

When using fixed TOP Value, it's best to use ICR1 Register as TOP Value, i.e. settingWGM1[3:0]=8,at this time OCR1A

The register only needs to be used to generate PWM Output. If you want to produce frequency changesPWM Wave, must be changed TOP value,

OCR1A The double-buffering characteristics of the "will be more suitable for this application.

### Input capture mode

Input capture is used to capture external events and give them a time stamp to indicate the moment when this event occurs. It can be performed in the previous counting mode, but it is necessary to remove the use ICR1 Value as count TOP Value waveform generation mode.

The trigger signal of an external event is determined by the pin ICP1 The input can also be realized by an analog comparator unit. When the pinICP1

The logic level on the change, or the output of the analog comparator ACO The level changes, and this level change is captured by the input capture unit, the input capture is triggered, at this time 16 Bit count TCNT1 Data is copied to the input capture register ICR1, And enter the capture flag at the same time ICF1 Set if ICIE1 Bit is"1", The input capture flag will generate an input capture interrupt.

By setting analog comparison control and status registerACSRAnalog compare input capture control bitACICTo select the input capture trigger source ICP1 or ACO. It should be noted that changing the trigger source may cause an input capture, so after changing the trigger source, you mustICF1 Perform a clear operation to avoid false results.

The input capture signal is sent to the edge detector after an optional noise suppressor, and the control bit is selected according to the input capture ICES1 To see if the detected edge meets the trigger condition. The noise suppressor is a simple digital filter that performs4 Subsampling, only when 4 When the sub-sampled values are equal, its output will be sent to the edge detector. Noise suppressor by TCCR1B Register ICNC1 The bit controls its enabling or disabling.

When using the input capture function, when ICF1 After being set, it should be read as early as possible ICR1 The value of the register, because after the next capture event occurs ICR1 The value of will be updated. It is recommended to enable the input capture interrupt. In any input capture mode, it is not recommended to change the count during operationTOP value.

The time stamp captured by the input can be used to calculate the frequency, duty cycle, and other characteristics of the signal, as well as to create a log for trigger events. When measuring the duty cycle of an external signal, it is required to change the trigger edge after each capture, so readICR1 The signal edge of the trigger must be changed as soon as possible after the value.

### PWMAutomatic shutdown and restart of output

When set TCCR1C Register DOC1x When the bit is high,PWMThe automatic shutdown function of the output will be enabled. When the trigger condition is met, the hardware will clear the corresponding COM1x Bit, will PWM output signal OC1x Disconnect from its output pin and switch to general purpose IO Output, achieve PWM The output is automatically turned off. At this time, the state of the output pin can beIO To control the output of the port.

PWMAfter the automatic shutdown of the output is enabled, the trigger conditions need to be set. TCCR1D Register DSX1n Bit to select the trigger source. Trigger sources include analog comparator interrupt, external interrupt, pin level change interrupt and timer overflow interrupt. For details, please refer toTCCR1D Register description. When one or some trigger sources are selected as the trigger condition, the hardware will clear these interrupt flag bits at the same time as they are set.COM1x Bit to close PWMOutput.

Close when a trigger event occurs PWMAfter the output, the timer module does not have the corresponding interrupt flag bit, and the software needs to know the trigger condition and trigger event by reading the interrupt flag bit of the trigger source.

when PWMWhen the output is automatically turned off and the output needs to be restarted again, the software only needs to be reset COM1x Bit to switch

OC1x The signal is output to the corresponding pin. It should be noted that after the automatic shutdown occurs, the timer does not stop working.

OC1x The status of the signal is also constantly being updated. Software can set after timer overflow or compare match

COM1x Bit to output OC1x Signal so that you can get a clear PWMOutput status.

## Dead time control

Set up DTEN1 Bit is "1"When the function of inserting the dead time is enabled, OC1A with OC1B The output waveform will be in B

The set dead time is inserted on the basis of the waveform generated by the channel comparison output. The length of the time is DTR1 The time value corresponding to the count clock number of the register. As shown below, OC1A with OC1B The dead time insertion is based on the channel B The comparison output waveform is the reference, when COM1A with COM1B Same as "2" or "3" Time, OC1A The polarity of the waveform and OC1B The polarity of the waveform is the same, when COM1A with COM1B Respectively "2" or "3" Time, OC1A The waveform and OC1B The polarity of the waveform is opposite.




Figure 3 FPWMMode TC1 Dead time control




Figure 4 PCPWMMode TC1 Dead time control

Set up DTEN1 Bit is"0"Time, the function of inserting the dead time is disabled,OC1A with OC1B The output waveform of is the waveform generated by the respective comparison output.

### High-speed counting mode

In high-speed clock mode, a higher frequency clock is used as the clock source for counting to generate higher speed and higher resolution PWM

Waveform. This high-frequency clock is passed to the internal32M RC Oscillator's output clock rc32mget on 2 Multiplied to produce. Therefore, before entering the high frequency mode, you need to enable the internal32M RC Oscillator's frequency multiplication function, that is, set

TCKCSRRegisterF2XENBit and wait for a certain period of time until the output of the multiplier clock signal is stable.

Then, you can setTCKCSR of TC2XS1 Bit to make the timer counter enter the high-speed clock mode.

In this mode, the system clock and high-speed clock are asynchronous, and some registers (see TC1 The register list) works in the high-speed clock domain.

Therefore, the configuration and reading of this type of register are also asynchronous, and attention should be paid to the operation.

There are no special requirements for non-continuous read and write operations on registers in the high-speed clock domain. When continuous read and write operations are performed, you need to wait for a system clock. Follow the steps below:

- 5) Write register A;
- 6) Waiting for a system clock (NOP Or register under the operating system clock);
- 7) Read or write register A or B.
- 8) Waiting for a system clock (NOP Or registers under the operating system clock).

When the register under the high-speed clock domain is read, the width is 8 Bit registers can be read directly, and read 16 The value of the bit register (OCR1A,OCR1B, ICR1, TCNT1), first read the value of the lower register and wait for a system clock

Then, read the value of the high register, and read TCNT1 When the counter is still counting, TCNT1 The value of will change with the high-speed clock, and the counter can be paused (set CS1 Zero) and then read TCNT1 Value.

Read OCR1A,OCR1B with ICR1 When, follow the steps below:

- 1) Read OCR1AL/OCR1BL/ICR1L;
- 2) Waiting for a system clock (NOP);
- 3) Read OCR1AH/OCR1BH/ICR1H.

Read TCNT1 When, follow the steps below:

- 1) Set CS1 Zero
- 2) Waiting for a system clock (NOP);
- 3) Read TCNT1L The value of
- 4) Waiting for a system clock (NOP);

read TCNT1H Value.

### Register definition

TC1 Register list

register	address	Defaults	description
TCCR1A*	0x80	0x00	TC1 Control register A
TCCR1B*	0x81	0x00	TC1 Control register B
TCCR1C*	0x82	0x00	TC1 Control register C
DSX1	0x83	0x00	TC1 Trigger source control register
TCNT1L*	0x84	0x00	TC1 Count value register low byte
TCNT1H*	0x85	0x00	TC1 Count value register high byte
ICR1L*	0x86	0x00	TC1 Input capture register low byte
ICR1H*	0x87	0x00	TC1 Input capture register high byte
OCR1AL*	0x88	0x00	TC1 Output compare register A Low byte
OCR1AH*	0x89	0x00	TC1 Output compare register A High byte
OCR1BL*	0x8A	0x00	TC1 Output compare register B Low byte
OCR1BH*	0x8B	0x00	TC1 Output compare register B High byte
DTR1*	0x8C	0x00	TC1 Dead time control register
TIMSK1	0x6F	0x00	Timer counter interrupt mask register
TIFR1	0x36	0x00	Timer counter interrupt flag register
TCKCSR1	0xEC	0x00	TC1 Clock control status register

## [note]

band"\*"The registers work in the system clock and high-speed clock domains, without"\*"The registers only work in the system clock domain.

TCCR1A -TC1 Control register A

			TCCR1A -TC1	Control regis	ter A				
address	s: 0x80				Defaul	ts: 0x00			
	7	6	5	4	3	2	1	0	
Bit	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11 WGM1		
R/W	R/W	R/W	R/W	R/W	-	-	R/WR/\	N	
			ı		1		ı	1	
Bit	Name	description							
7	COM1A1	COM1A1 with OC1A. in case( Pin, but the da	Compare match output A Mode control high.  COM1A1 with COM1A0 composition COM1A[1:0]To control the output comparison waveform  OC1A. in caseCOM1A of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC1A  Pin, but the data direction register of this pin must be set high to output this waveform. In  different working modes,COM1A The control of the output comparison waveform is also different,						
6	COM1A0	Compare ma COM1A1 with OC1A. in case( Pin, but the da	see the description of the comparison output mode control table for details.  Compare match output A Mode control low.  COM1A1 with COM1A0 composition COM1A[1:0]To control the output comparison waveform  OC1A. in caseCOM1A of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC1A  Pin, but the data direction register of this pin must be set high to output this waveform. In  different working modes,COM1A The control of the output comparison waveform is also different,						
5	COM1B1	COM1B1 with OC1B. in case( Pin, but the da	see the description of the comparison output mode control table for details.  Compare match output B Mode control high.  COM1B1 with COM1B0 composition COM1B[1:0]To control the output comparison waveform  OC1B. in caseCOM1B of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC1B  Pin, but the data direction register of this pin must be set high to output this waveform. In  different working modes, COM1B The control of the output comparison waveform is also different,						
4	COM1B0	COM1B1 with OC1B. in case( Pin, but the da	compare match output B Mode control low.  COM1B1 with COM1B0 composition COM1B[1:0]To control the output comparison waveform  OC1B. in caseCOM1B of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC1B  Pin, but the data direction register of this pin must be set high to output this waveform. In different working modes,COM1B The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.						
3:2	-	Keep unchanged							
1	WGM11	The waveform gene WGM11 with W	eration mode controls (	GM10 Form the wa	_		_		
0	WGM10	WGM10 with W		GM11 Form the wa	_		_		

The following table is not PWMMode (i.e. normal mode and CTC Mode), the comparison output mode controls the output comparison waveform.

COM1x[1:0]	description
0	OC1x Disconnect, general IO Flip when the port
1	operation compares match OC1x signal
2	Clear on comparison match OC1x signal
3	Set on compare match OC1x signal

The following table is fast PWMThe comparison output mode in the mode controls the output comparison waveform.

COM1x[1:0]	description
0	OC1x Disconnect, general IO Mouth operation
1	WGM1 for 15 Time: Flip when compare matches OC1A signal, OC1B disconnect  WGM1 For other values:OC1x Disconnect, general IO Cleared when port operation compare match
2	OC1x Signal, set when the maximum value matches OC1x Set when the signal compare matches OC1x
3	Signal, cleared when the maximum value matches OC1x signal

The following table shows the control of the output comparison waveform in the comparison output mode in the phase correction mode.

COM1x[1:0]	description
0	OC1x Disconnect, general IO Mouth operation
1	WGM1 for 9 or 11 Time: Flip when compare matches OC1A signal, OC1B disconnect WGM1 For other values:OC1x Disconnect, general IO Compare match cleared under ascending
2	count of port operation OC1x Signal, compare match set in descending count OC1x signal
3	Compare match set in ascending count OC1x Signal, compare match cleared under descending count OC1x signal

## TCCR1B -TC1 Control register B

	TCCR1B -TC1 Control register B										
addres	address: 0x81 Defaults: 0x00										
D:4	D.:		6	5	4	3 2		1	0		
Bit		ICNC1	I ICES1	-	WGM13	WGM12	CS12	CS11	CS10		
R/W		R/W	R/W	-	R/WR/\	٧	R/W	R/W	R/W		
Bit	Na	me	description								
7	IC	NC1	Input capture r When set ICNC external pin ICI values are equ When set ICNC pin ICP1 The in	1 Bit is"1"Who P1 Input is filt ual. This funct 1 Bit is"0"Who	en the input is ered, continuo tion delays the en the input ca	enabled to cap ous 4 The input input capture	signal is valio	d only when t	the sampling		
6	IC	ES1	When set ICES1	Input capture trigger edge selection control bit.  When set ICES1 Bit is"1"Select the rising edge of the level to trigger the input capture; when set ICES1  Bit is"0"When, select the falling edge of the level to trigger the input capture. When an event is  captured, the value of the counter is copied to ICR1 Register, and set the input capture flag at the same time ICF1. If the interrupt is enabled, an input capture interrupt is generated. Reserved.							
5		-									

4	WGM13		WGM13 with WGM12, WGM11, WGM10 Form the waveform generation mode control together WGM1[3:0], Control the counting method and waveform generation method of the counter, see the description of the						
3	WGM12		ne waveform generation mode control together generation method of the counter, see the description of the						
2	CS12	The clock selection controls the high bit. Used t	The clock selection controls the high bit. Used to select the timer counter1 Clock source.						
1	CS11	Clock selection control center position. Used to select the timer counter1 Clock source.							
0	CS10	Clock selection control low bit.							
		Used to select the timer counter 1 Clock sou	urce.						
		CS1[2:0]	description						
		0	No clock source, stop counting						
		1	clksys						
		2	clksys/8, From the prescaler						
		3	clksys/64, From the prescaler						
		4	clk <sub>sys</sub> /256, From the prescaler						
		5	clk <sub>sys</sub> /1024, From the external clock of the						
		6 prescaler T1 Pin, falling edge trigger							
		7	External clock T1 Pin, rising edge trigger						

## The following table shows the waveform generation mode control. $\label{eq:control} % \begin{center} \begin{ce$

WGM1[3:0] Ope	rating mode	TOP value	Update OCR0 Alwa	ys set TOV0 time
0	Normal	0xFFFF	immediately	MAX
1	8 Bit PCPWM	0x00FF	TOP BOTTOM	
2	9 Bit PCPWM	0x01FF	ТОР ВОТТОМ	
3	10 Bit PCPWM	0x03FF	ТОР ВОТТОМ	
4	СТС	OCR1A	immediately	MAX
5	8 Bit FPWM	0x00FF	воттом тор	
6	9 Bit FPWM	0x01FF	воттом тор	
7	10 Bit FPWM	0x03FF	воттом тор	
8	PFCPWM	ICR1	воттом воттом	И
9	PFCPWM	OCR1A	воттом воттом	И
10	PCPWM	ICR1	ТОР ВОТТОМ	
11	PCPWM	OCR1A	ТОР ВОТТОМ	
12	СТС	ICR1	immediately	MAX
13	Keep	-	-	-
14	FPWM	ICR1	TOP TOP	
15	FPWM	OCR1A	TOP TOP	

TCCR1C -TC1 Control register C

					TCCR1C-TC	1 Control r	egister C					
addres	ss: 0x8	32						Defaults: 0x00				
		7		6	5	4	3 2		1	0		
Bit	t	FOC	1A	FOC1B	DOC1B	DOC1A	DTEN1	-	-	-		
R/V	٧	W	<i>'</i>	W	R/W	R/WR/	W	-	-	-		
Bit	Na	me	descrip	otion								
7	FO	Force output comparison A.  Work in non PWMMode, you can compulsorily output the comparison bit FOC1A write"1"  Way to generate comparison matches. Force compare match will not be setOCF1A Flag, it is not reload or clear the timer, but the output pin OC1A Will be followed COM1A The setting are updated accordingly, just as if a comparison match actually occurred.  Work on PWMMode, write TCCR1A It must be cleared when registering. Read FOC1A The return value of is always zero.						Flag, it will				
6						e compare m t pin OC1B W rison match a	atch will not bill be followed	oe setOCF1B I COM1B The ed. Work onF	Flag, it will settings PWMMode,			
5	DO	C1B	Whe enat Wave	n set DOC1B Bolled. When a treeform output.	it is"1"When t igger event or The software	ccurs, the hard	rce turns off an ware is automa OM1B Reopen	nd outputs the natically cleared PWMOutput. V n signal OC1B l	COM1B Bit, of	FOC1B		
4	DO	C1A	TC1 Turn off the output compare enable control low bit.  When set DOC1A Bit is "1"When the trigger source turns off and outputs the comparison signal OC enabled. When a trigger event occurs, the hardware is automatically clearedCOM1A Bit, off OC1A Waveform output. The software can be set byCOM1A Reopen PWMOutput. When setDOC1A Bit is "When the trigger source turns off and outputs the comparison signal OC1A banned.						FOC1A			
3	DTE	EN1	When on the by DT deter the w	e basis of the wav R1 The counting to mined by COM1A aveform polarity n set DTEN1 Bit	1"When the time, eform generated time correspondic with COM1B The is shown in the ta	by the channel cong to the register corresponding rebble.	omparison output, is determined.OC lationship is deter on is prohibited,	OC1A with OC1B / and the inserted 1A The polarity of rmined, see OC1A OC1A with OC1I	dead time interva the output wavef After inserting th	al is determined orm is e dead time,		
2:0		-	Ke	ер								

In dead time enable mode OC1A Polarity control of signal output waveform

DTEN1	COM1A[1:0]	COM1B[1:0]	description
0	-	-	OC1A The signal polarity is determined by OC1A Comparison output mode control
1	0	-	OC1A Disconnect, general IO Port operation
1	1	-	reservation
1	2	2	OC1A Signal and OC1B Same signal polarity
1	2	3	OC1A Signal and OC1B Signal polarity is opposite
1	2	2	OC1A Signal and OC1B Signal polarity is opposite
1	3	3	OC1A Signal and OC1B Same signal polarity

# [note] :

OC1B The polarity of the signal output waveform is determined by OC1B The comparison output mode control is the same as the dead time mode without enabling.

TCCR1D -TC1 Control register D

TCCR1D -TC Control register D											
address	: 0x83				Defaults: 0x00						
D:4	7	6	5	4	3 2		1	0			
Bit	DSX17	DSX16	DSX15	DSX14	-	-	DSX11	DSX10			
R/W	R/W	R/W	R/W	R/W	-	-	R/W	R/W			
Bit	Name	description									
7	DSX17	Overflow trigger s When, the r OC1A/C When set	TC1 Trigger source selection control enable 7 Bit. When setDSX17 Bit is"1"Time,TC0  Overflow is used to turn off the output comparison signal waveform OC1A/OC1B The trigger source of is enabled. whenDOC1A/DOC1B Bit is"1"  When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC1A/OC1B Waveform output.  When set DSX17 Bit is"0"Time,TC0 Overflow is used to turn off the output comparison signal waveform OC1A/OC1B The trigger source of is disabled.								
6	DSX16	Overflow trigger s When, the r	TC1 Trigger source selection control enable 6 Bit. When setDSX16 Bit is"1"Time,TC2  Overflow is used to turn off the output comparison signal waveform OC1A/OC1B The trigger source of is enabled. whenDOC1A/DOC1B Bit is"1"  When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC1A/OC1B Waveform output.  When set DSX16 Bit is"0"Time,TC2 Overflow is used to turn off the output comparison signal								
5	DSX15	source of register boutput.  When set	TC1 Trigger source selection control enable 5 Bit. When setDSX15 Bit is"1"When the pin level changes 1 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is enabled. whenDOC1A/DOC1B Bit is"1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC1A/OC1B Waveform output.  When set DSX15 Bit is"0"When the pin level changes 1 As a comparison signal waveform for								
4	DSX14	interrupt	turning off the output OC1A/OC1B The trigger source of is disabled.  TC1 Trigger source selection control enable 4 Bit. When setDSX14 Bit is"1"External interrupt 1 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is enabled. whenDOC1A/DOC1B Bit is								

		"1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC1A/OC1B Waveform output.  When set DSX14 Bit is"0"External interrupt 1 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is disabled.
3:2	-	Кеер
1	DSX11	TC1 Trigger source selection control enable 1 Bit. When setDSX11 Bit is"1"When, analog comparator 1 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is enabled. whenDOC1A/DOC1B Bit is "1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC1A/OC1B Waveform output. When set DSX11 Bit is"0"When, analog comparator 1 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is disabled.
0	DSX10	TC1 Trigger source selection control enable 0 Bit. When setDSX10 Bit is"1"When, analog comparator 0 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is enabled. whenDOC1A/DOC1B Bit is  "1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC1A/OC1B Waveform output.  When set DSX10 Bit is"0"When, analog comparator 0 As a comparison signal waveform for turning off the output OC1A/OC1B The trigger source of is disabled.

 $\label{thm:control} The following table shows the selection and control of the trigger source of the waveform output.$ 

shut down OC1A/OC1B Trigger source selection control of waveform output

DOC1x	DSX1n=1	Trigger source	description					
0	-	-	DOC1x Bit is"0", The trigger source is turned off and the waveform output function is disabled					
1	0	Analog comparator 0	ACIF0 The rising edge will turn off OC1x Wave output					
1	1	Analog comparator 1	ACIF1 The rising edge will turn off OC1x Wave output					
1	4	External Interrupt 1	INTF1 The rising edge will turn off OC1x Wave output					
1	5	Pin level change 1	PCIF1 The rising edge will turn off OC1x Wave output					
1	6	TC2 overflow	TOV2 The rising edge will turn off OC1x Wave output					
1	7 TC0 overflow		TOV0 The rising edge will turn off OC1x Wave output					

# [note] :

DSX1n=1 Means DSX1 Register n Bit is 1 When, each register bit can be set at the same time.

TCNT1L -TC1 Count value register low byte

	TCNT1L-TC1 Count value register low byte										
address: 0x84 Defaults: 0x00											
Bit	7	6	5	4	3	2	1	0			
DIL	TCNT1L7	TCNT1L6	TCNT1L5	TCNT1L4	TCNT1L3	TCNT1L2	TCNT1L1	TCNT1L0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit	Name des	lame description									
7:0	TCNT1	TC1 The low b	TC1 The low byte of the count value.								

TCNT1H with TCNT1L Combined together to form TCNT1,by TCNT1 The register can directly

16 The bit count value is accessed for read and write. Read and write16 The bit register

requires two operations. write16 Bit TCNT1 Should be written first TCNT1H. read

16 Bit TCNT1 Should be read first TCNT1L.

CPU Correct TCNT1 The write operation of the register will prevent the comparison match from

occurring in the next timer clock cycle, even if the timer has stopped. This allows initialization

TCNT1 The value of the register is the same as OCR1x The values of are consistent without causing

interruption. If writeTCNT1 Equal to or bypassed OCR1x When the value is set, the comparison

match will be lost, resulting in incorrect waveforms.

The timer stops counting when the clock source is not selected, but CPU Still accessible TCNT1.

CPU The write counter has a higher priority than clearing or adding and subtracting operations.

TCNT1H -TC1 Count value register high byte

тсмт1н-TC1 Count value register high byte										
address:	0x85				Defaults:	Defaults: 0x00				
D:4	7	6	5	4	3	0				
Bit	TCNT1H7	TCNT1H6	TCNT1H5	TCNT1H4	TCNT1H3	TCNT1H2	TCNT1H1	TCNT1H0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description								
7:0	TCNT1H	TCNT1H with 16 The bit of requires two 16 Bit TCI CPU Correct occurring in TCNT1 The volumetch will be The timer sto	ount value is a cooperations.  NT1 Should TCNT1 The writhe next timer alue of the region of the region of the resulting pops counting we c	t value.  mbined togeth accessed for r write16 Bit TC be read fir te operation of clock cycle, eve ister is the sam Equal to or byp in incorrect wathen the clock s riority than clearing of	ead and write NT1 Should b St TCNT1L. the register wi n if the timer h e as OCR1x The assed OCR1x V vveforms. ource is not sel	Read and write written first  Il prevent the coas stopped. This values of are when the value ected, but CPU	tite16 The bit r TCNT1H. reac omparison mat s allows initiali consistent with is set, the comp	egister  I  cch from  zation  nout causing  parison		

ICR1L -TC1 Input capture register low byte

	<i>ICR1L</i> -TC1 Input capture register low byte									
address:	0x86			Defaults:	Defaults: 0x00					
D:4	7	6	5	4	3	2	1	0		
Bit	ICR1L7	ICR1L6 I	CR1L5	ICR1L4	ICR1L3	ICR1L2	ICR1L1	ICR1L0		
R/W	R/W	R/WR/W R/W			R/W	R/W	R/W	R/W		
Bit	Name	description								
7:0	ICR1L	TC1 Enter the low byte of the captured value.  ICR1H with ICR1L Combined together to form 16 Bit ICR1. Read and write16 The bit register requires two operations. write16 Bit ICR1 Should be written first ICR1H. read16 Bit								

ICR1 Should be read first ICR1L. When the input capture is triggered, the count valueTCNT1

Will update and copy to ICR1 In the register.ICR1 Registers can also be used to define the count TOP value.

# ICR1H -TC1 Input capture register high byte

	<i>ICR1H -</i> TC1 Input capture register high byte									
address:	0x87			Defaults:	0x00					
Bit	7	6	5	4	3 2		1	0		
DIL	ICR1H7	ICR1H6	ICR1H5	ICR1H4	ICR1H3	ICR1H2	ICR1H1	ICR1H0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name des	cription								
7:0	ICR1H	ICR1H with requires tw ICR1 Should	o operations. be read first IC	ned together t write16 Bit IC R1L. When the	o form 16 Bit : R1 Should be v input capture i: er.ICR1 Register	written first IC	R1H. read16 l	Bit NT1		

# OCR1AL -TC1 Output compare register A Low byte

	OCR1AL -TC1 Output compare register A Low byte											
address:	0x88				Defaults:	0x00						
Bit	7	6	5	4	3	2	1	0				
ыс	OCR1AL7	OCR1AL6	OCR1AL5	OCR1AL4	OCR1AL3	OCR1AL2	OCR1AL1	OCR1AL0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bit	Name	description	escription									
7:0	OCR1AL	OCR1AL w The bit regis read 16 B OCR1A Unin generate ou When using working m	ster requires to it OCR1A Sh iterruptedly wi itput compare g PWMMode, ode and mato ffering can up	th the counter interrupt, or use OCR1A The rech clear mode indateOCR1A T	orgether to for orite16BitOCR1 and first OCR value TCNT1 C sed toOC1A A v gister uses do the double b the register is	AShould be value.  Ompare. Compowere form is geouble-buffere buffering functions	OCR1A. Read written firstOC ware match can nerated on the dregisters. Ir tion is prohib with the maximinating the	be used to pin. In normal ited.				
		_		ffering function			r register, whe	n double				

OCR1AH -TC1 Output compare register A High byte

	оск1АН-TC1 Output compare register A High byte											
address:	0x89				Defaults: 0x00							
D:4	7	6	5	4	3	2	1	0				
Bit	OCR1AH7	OCR1AH6	OCR1AH5	OCR1AH4	OCR1AH3	OCR1AH2	OCR1AH1	OCR1AH0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bit	Name	description	description									
7:0	OCR1AH	OCR1AL wi The bit regi: read 16 E OCR1A Unir generate ou When usin working m Double but minimum of interference When using	ster requires to bit OCR1A SI interruptedly wi utput compare g PWMMode, ode and mato ffering can up count at all tir te pulse.	ombined togs we operations nould be rea th the counter interrupt, or u  OCR1A The re th clear mode adateOCR1A T mes to preven	ether to form rite16BitOCR1 and first OCR value TCNT1 Co sed toOC1A A v egister uses do the register is the asymmetry of the register is the symmetry of the symmetry of the symmetry of the register is the symmetry of the s	AShould be valad.  ompare. Compare. Com	vritten firstOC hare match can nerated on the d registers. Ir tion is prohib with the may iminating the	be used to pin. In normal ited.				

OCR1BL -TC1 Output compare register B Low byte

	OCR1BL -TC1 Output compare register B Low byte											
address:	0x8A				Defaults: 0x00							
Bit	7	6	5	4	3	2	1	0				
DIL	OCR1BL7	OCR1BL6	OCR1BL5	OCR1BL4	OCR1BL3	OCR1BL2	OCR1BL1	OCR1BL0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bit	Name	description	description									
7:0	OCR1BL	OCR1BL wi The bit regist read 16 Bi OCR1B Unint generate out usingPWMM match clear i OCR1B The r asymmetry P	th OCR1BH ( ter requires twe t OCR1B Sh erruptedly wit put compare i ode,OCR1B Th mode, the dou egister is syncl WMPulse, elim Visiting is OCI	B The low by Combined to o operations or ould be rea h the counter with the counter with the counter with the counter of the c	gether to for ite16BitOCR1 d first OCR1 value TCNT1 Co ed toOC1B A w double-buffer unction is proh he maximum of erference puls	BShould be w BL.  Impare. Compa aveform is gen ed registers. In ibited. Double or minimum co e. When using	are match can le erated on the normal workin buffering can u unt at all times the double buf	ee used to pin. When ng mode and update to prevent				

OCR1BH -TC1 Output compare register B High byte

		OCR1BI	-TC1 Outpu	t compare re	egister B Hig	h byte				
address:	0x8B				Defaults: 0x00					
D:4	7	6	5	4	3	2	1	0		
Bit	OCR1BH7	OCR1BH6	OCR1BH5	OCR1BH4	OCR1BH3	OCR1BH2	OCR1BH1	OCR1BH0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description	fescription							
7:0	OCR1BH	OCR1BL wi The bit register read 16 B OCR1B Unitresserved to the control of the co	th OCR1BH Coster requires to it OCR1B Shotterruptedly wind the compare g PWMMode, code and mate effering can up count at all time to pulse.	vo operations/ nould be real th the counter interrupt, or us  OCR1B The re th clear mode idateOCR1B T ines to preven	ether to form rite16BitOCR1 and first OCR value TCNT1 Cosed toOC1B A value tool to the double be to the register is a symmetry in CPU Visiting it is oCR1B itse	BShould be value of the second	written firstOC are match can nerated on the d registers. In tion is prohibi with the max iminating the	be used to pin. I normal ited.		

TIMSK1 – TC1 Interrupt mask register

ТІМЅК1 – TC1 Interrupt mask register											
address: 0	x6F				Defaults:	0x00					
Bit	7	6	5	4	3 2		1	0			
DIL	-	-	TICIE1	-	-	OCIE1A	OCIE1B	TOIE1			
R/W	-	-	- R/W R/WR/W R/W								
Bit	Name		description								
7:6	-	Reserved.									
5	TICIE1 can. \	when ICIE1 E When the inpu	TC1 Input capture interrupt enable control bit.  when ICIE1 Bit is"1"Time, and the global interrupt is set,TC1 Input capture interrupt is enabled hen the input capture is triggered, that isTIFR1 of ICF1 The flag is set and the interrupt is issued Raw.  when ICIE1 Bit is"0"Time,TC1 The input capture interrupt is disabled.								
4:3	-	Reserved.									
2	OCIE1B Disa	interrupt is sable the enab	TC1 Output comparison B Match interrupt enable bit. whenOCIE1B Bit is"1", And the global interrupt is set,TC1 Output comparison B Matching ble the enable. When a comparison match occurs, that isTIFR in OCF1B When the bit is set,  An interrupt is generated.  when OCIE1B Bit is"0"Time,TC1 Output comparison B The match interrupt is disabled.								
1	OCIE1A		•	Match interrupt		enOCIE1A Bit i	s"1", And the g	lobal			

		Disable the enable. When a comparison match occurs, that isTIFR in OCF1A When the bit is set, an interrupt
		is generated.
		when OCIE1A Bit is"0"Time,TC1 Output comparison A The match interrupt is disabled.
		TC1 Overflow interrupt enable bit.
0	TOIF1	when TOIE1 Bit is"1", And the global interrupt is set,TC1 The overflow interrupt is enabled. whenTC1
U	TOIET	Overflow occurs, i.e. TIFR middle TOV1 When the bit is set, an interrupt is generated.
		whenTOIE1 Bit is"0"Time,TC1 Overflow interrupts are disabled.

# TIFR1 – TC1 Interrupt flag register

	TIFR1 – TC1 Interrupt flag register										
addres	s: 0x36	,				Defaults	: 0x00				
D:4		7	6	5	4	3 2		1	0		
Bit		-	-	ICF1	-	-	OCF1B	OCF1A	TOV1		
R/W	/	-	-	R/W	-	-	R/W	R/W	R/W		
Bit	Nar	ne				description					
7:6	-	Re	served.								
5	ICF	W =1 то	Reserved.  Input capture flag.  When an input capture event occurs, ICF1 The flag is set. when ICR1 Used for counting  TOP Value, and the count value reaches TOP Value, ICF1 The flag is set. If ICIE1 for  1"And the global interrupt flag is set, an input capture interrupt will be generated. When this interrupt service outine is executed ICF1 will be automatically cleared, or ICF1 Bit write" 1"This bit can also be cleared. Reserved.								
4:3	-										
2	OCF1E	wh 3 Sign OCF If t	1B. If the outpu	al OCR1B When	n, the comparis errupt is enable errupt will be gen	on unit gives a ed at this timeC erated. When this e"1"This bit cal	OCIE1B for"1"An	nd global interi	rupt		
1	OCF1/	wh A Sign OCF If t	1A. If the outpu	al OCR1A When	n, the compariserrupt is enable	on unit gives a d at this timeC erated. When this	OCIE1A for"1"Ar	nd global interr	upt		
0	TO	V1 TO	IE1 for"1"And th	e global interrup	ot flag is set, an o	is set TOV1. If o	ot will be genera	ted. When this ir	nterrupt		

# DTR1L -TC1 Dead time register low byte

	<i>DTR1</i> -TC1 Dead time register											
address: (	0x8C			Defaults: 0x00								
Bit	7	6	5	4	3 2		1	0				

		DTR1L										
R/W	R/W	N         R/W         R/W         R/W         R/W         R/W         R/W										
Bit	Name	description										
7:0	DTR1L	when DTEN		high,OC1A with	OC1B Is comple	, ,	DC1A The dead t	ime inserted				

# DTR1H -TC1 Dead time register high byte

	<i>DTR1H</i> -TC1 Dead time register high byte										
address:	0x8D				Defaults:	0x00					
D:+	7	6	5	4	3 2		1	0			
Bit		DTR1H									
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W								
Bit	Name	description									
		Dead tir	ne register	high byte.							
7:0	DTR1H	when DTEN	when DTEN1 When the bit is high,OC1A with OC1B Is complementary output,OC1B The dead time inserted								
		on the outp	ut is determined	by DTR1H It is d	etermined by a c	ount clock.					

# TCKCSR -TC Clock control status register

<i>TCKCSR</i> -TC Clock control status register												
address: 0xEC Defaults: 0x00												
D:4	7	6	5	4	3 2		1	0				
Bit	-	F2XEN	TC2XF1	TC2XF0	-	AFCKS	TC2XS1	TC2XS0				
R/W	-	R/W	V/W R/O R/O - R/W R/W R/W									
Bit	Name	description										
7	-	Keep										
6	F2XEN	When set F2X output 64MHi When set F2X	C 32MMultiplier output enable control bit  /hen set F2XEN Bit is"1"Time,32M RC The frequency multiplier output of the oscillator is enabled, and the  utput 64MHigh-speed clock  /hen set F2XEN Bit is"1"Time,32M RC The frequency multiplier output of the oscillator is prohibited and  annot be output 64MHigh-speed clock									
5	TC2XF1	When read T		Time, indicating	g that the timer		3 3 .	eed clock				
4	TC2XF0	TC High-spe	ed clock mode f	flag 0, Refer to	the timer count	er 0 Register d	escription rese	rved				
3:2	-											
1	TC2XS1	When set To	When set TC2XS1 Bit is"0"When, select the timer counter 1 Working in system clock									
0	TC2XS0	TC High-spe	ed clock mode s	selection contro	ol bit 0, Refer to	the timer cour	nter 0 Register	description				

# TMR0/1/3 Prescaler

- z 3 A 10 Bit prescaler
- Z In multiplexing mode TC0,TC1 with TC3 Multiplex prescaler CPS310
- Z In standalone mode TC0 Dedicated prescaler CPS310,TC1 Dedicated prescaler CPS1,TC3 Dedicated prescaler CPS3
- Z Support software reset

#### Overview


In multiplexing mode (PSS1=0 And PSS3=0),TC0,TC1 with TC3 Share one 10 Prescaler CPS310, But they have different crossover settings.

In single-use mode (PSS1=1 And PSS3=0),TC1 Use one independently 10 Prescaler CPS1,TC0 with TC3 Share one 10 Prescaler CPS310, But they have different crossover settings.

In single-use mode (PSS1=0 And PSS3=1),TC3 Use one independently 10 Prescaler CPS3,TC0 with TC1 Share one 10 Prescaler CPS310, But they have different crossover settings.

In standalone mode (PSS1=1 And PSS3=1),TC0 Use one independently 10 Prescaler CPS310,TC1 alone Use one immediately 10 Prescaler CPS1,TC3 Independent use of prescaler CPS3.

The following description is used TC0,TC1 with TC3,among them n representative 0,1 or 3.



TC0/TC1 /TC3 Prescaler Structure chart

## Internal clock source

When set CSn[2:0]=1 Time, timer 3 Can only be used by the system clock clkio Drive, timer counter 0 or 1 Can be directly from the system clock clkio Or high-speed clock rcm2x(internal 32MRC Oscillator output clock 2 Frequency multiplier) drive. Prescaler can output 4 Different clock frequencies, which are clkio/8,clkio/64,clkio/256 with clkio/1024.

#### Divider reset

#### Multiplexing mod

When set PSS1 Bit is"0"And PSS3 Bit is"0"Time,TC0,TC1 with TC3 Share a prescaler CPS310.

The prescaler operates independently, and its operation is independent of TC Clock selection logic, and it is determined by TC0,TC1 with TC3 shared. Since it is not affected by the clock selection control, the state of the prescaler will affect the application of the divided clock. When the timer is enabled and the output of the prescaler is selected as the count clock source (6>CSn[2:0]>1), the impact will occur. It may take from the timer enable to the first count1ToN+1System clocks, whereNIs the prescaler factor (8, 64,256 or 1024).

It is possible to synchronize the timer and program operation by resetting the prescaler. But it must be noted that if another timer is using this prescaler, resetting the prescaler will affect all timers connected to it.

#### Single use mode

When set PSS1 Bit is "1"Time,TC1 Independent use of prescaler CPS1, The reset of the prescaler is determined by PSR1 Bit to control. Each reset works independently and will not affect other prescalers.

When set PSS3 Bit is"1"Time,TC3 Independent use of prescaler CPS3, The reset of the prescaler is determined by PSR3 Bit to control. Each reset works independently and will not affect other prescalers.

When set PSS1 Bit is"1"And PSS3 Bit is"1"Time,TC0 Independent use of prescaler CPS310, The reset of the prescaler is determined by PSRSYNC Bit to control,TC1 Independent use of prescaler CPS1,TC3 Independent use of prescaler CPS3, The respective reset functions independently and will not affect other prescalers.

## External clock source

by T0/T1/T3 The external clock source provided by the pin can be used as the counting clock source.T0/T1/T3 The signal of the pin is used as the clock source of the counter after passing through the synchronization logic and edge detector. Every rising edge (CSn[2:0]=7) Or falling edge (CSn[2:0]=6) Will generate a count pulse. The external clock source will not be fed into the prescaler.

Due to the existence of the synchronization and edge detection circuit on the pin, T0/T1/T3 Changes in the upper level need to be delayed 2.5 To 3.5 A system clock can make the counter update.

Disable or enable clock input must be T0/T1/T3 Maintaining stability requires at least one system clock cycle before proceeding, otherwise there is a possibility of incorrect counting clock pulses.

In order to ensure correct sampling, the external clock pulse width must be greater than one system clock cycle, and the duty cycle is 50%. The external clock frequency must be less than half of the system clock frequency. Due to the difference in system clock frequency and duty cycle caused by the error of the oscillator itself, it is recommended that the maximum frequency of the external clock should not be greater than f<sub>892</sub>2.5.

## Register definition

 $\label{eq:GTCCR} \textbf{GTCCR} \cdot \textbf{General purpose timer counter control register}$ 

	GTCCR - General purpose timer counter control register											
address: 0x43 Defaults: 0x00												
Bit	7	6	5	4	3 2		1	0				
BIL	TSM	-	PSRASY PSRSYNC									
R/W	R/W	-	W W									
Bit	Name	description										
7	TSM	When set TSM sum PSRSYNG that the corre	Timer counter synchronization mode control bit.  When set TSMBit is"1"When, it is the timer counter synchronization mode. In synchronous mode, writePSRASY Bit sum PSRSYNC The value of the bit is maintained, so that the corresponding prescaler is always reset. This ensures that the corresponding timer counter is stopped and configured to the same value. When setTSM Bit is"0"Time, PSRASY Bit sum PSRSYNC The value of the bit will be cleared by hardware, and the timer counter will start working									
6:2	-	Reserved.										
1	PSRASY	See timer	TC2 Register	description.								
0	PSRSYNC	When set When the b Bit is"0"Wh will affect th	Prescaler CPS310 Reset the control bit.  When set PSRSYNC Bit is "1"Time, prescaler CPS310 Will be reset. whenTSM  When the bit is not set, the hardware will be cleared after reset PSRSYNC Bit. When setPSRSYNC  Bit is "0"When the setting is invalid. In multiplexing mode, TCO/TC1/TC3 Shared prescaler, reset  will affect these three timers.									

# PSSR - Prescaler selection register


PSSR - Prescaler selection register									
address: 0xE2					Defa	Defaults: 0x00			
Bit	7	6	5	4	3 2		1	0	
	PSS1	PSS3	-	-	-	-	PSR3	PSR1	
R/W	R/W	R/W	-	-	-	-	R/W	R/W	
Bit	Name	description							
7	PSS1	Prescaler selection control bit.  When set PSS1 Bit is"1"Time,TC1 Use prescaler alone CPS1. When setPSS1 Bit is "0"When, it is the prescaler multiplexing mode.TC0 with TC1 Shared prescaler CPS310. PrescalerCPS1 If it is invalid, it will always be reset. IfPSS3 Bit at the same time"0",TC3 with TC0,TC1 Shared prescaler CPS310. Prescaler CPS1 with CPS3 Both are invalid and will always be reset.							
6	PSS3	Prescaler selection control bit.  When set PSS3 Bit is"1"Time,TC3 Use prescaler alone CPS3.							

	When set PSS3 Bit is"0"When, it is the prescaler multiplexing mode.TC0 with TC3			
	Shared prescaler CPS310. PrescalerCPS3 If it is invalid, it will always be reset. IfPSS1			
	Bit at the same time"0",TC1 with TC0,TC3 Shared prescaler CPS310. Prescaler			
	CPS1 with CPS3 Both are invalid and will always be reset.			
-	Reserved.			
	Prescaler CPS3 Reset the control bit. PSR3 Only in TC3 Effective in single use mode.			
DCDO	When setPSR3 Bit is"1"Time, prescaler CPS3 Will be reset. The hardware will be cleared			
PSKS	after resetPSR3 Bit. When setPSR3 Bit is"0"When the setting is invalid. Reading the value			
	of this bit will always be"0".			
PSR1	Prescaler CPS1 Reset the control bit. PSR1 Only in TC1 Effective in single use mode.			
	When setPSR1 Bit is"1"Time, prescaler CPS1 Will be reset. The hardware will be cleared			
	after resetPSR1 Bit. When setPSR1 Bit is"0"When the setting is invalid. Reading the value			
	of this bit will always be"0".			
	- PSR3 PSR1			

# Timer/counter 2 (TMR2)

- Z 8 Bit counter
- Z Two independent comparison units
- ${\bf Z} \hspace{1cm} {\bf When a comparison \ match \ occurs, \ the \ counter \ is \ automatically \ cleared \ and \ automatically \ loaded}$
- Z Phase-corrected without interference pulses PWMOutput
- Z Frequency generator
- Z External event counter
- z 10 Bit clock prescaler
- Z Overflow and compare match interrupt
- Z Allow the use of external 32.768KHz of RTC Crystal count

#### Overview



TC2 Structure chart

TC2 Is a universal 8 Bit timer counter module, support PWMOutput, can accurately generate waveform.TC2 contain 1 A 8 Bit counter, waveform generation mode control unit and 2 Output comparison unit. The waveform generation mode control unit controls the working mode of the counter and the generation of the comparison output waveform. According to different working modes, the counter counts each clockClkt2 Realize the operation of clearing, adding one or subtracting one.Clkt2 It can be generated by an internal clock source or an external clock source. When using external32.768KHz When the crystal oscillator counts,TC2 Can be used as RTC counter. When the count value of the counterTCNT2

Reach the maximum value (equal to the maximum value 0xFF Or output compare register OCR2A, defined as TOP, The maximum value is defined as MAX

To show the difference), the counter will be cleared or decremented by one. When the count value of the counterTCNT2 Reached the minimum value (equal to 0x00, defined as BOTTOM), the counter will increment by one. When the count value of the counterTCNT2 Arrivals

OCR2A/OCR2B When a comparison match occurs, it will be cleared or set to output a comparison signal OC2A/OCR2BTo produce PWMWaveform.

#### Operating mode

Timer counter 2 There are four different working modes, including normal mode (Normal), cleared on comparison match (CTC) Mode, fast pulse width modulation (FPWM) Mode and phase correction pulse width modulation (PCPWM) Mode, which is controlled by the waveform generation modeWGM2[2:0]To choose. The four modes are described in detail below. Since there are two independent output comparison units, use"A"with"B"To indicate, in lowercase"X"To represent these two output comparison unit channels.

#### Normal mode

Normal mode is the simplest working mode of the timer counter. At this time, the waveform generation mode control bitWGM2[2:0]=0, The maximum value of the count TOP for MAX(0xFF). In this mode, the counting method increases by one for each counting clock. When the counter reachesTOP Back after overflow BOTTOM Start accumulation again. Count valueTCNT2 The timer counter overflow flag is set in the same counting clock that becomes zero TOV2. In this modeTOV2 The sign is like the first 9 The counting bit is only set but not cleared. Overflow interrupt service routine will be automatically clearedTOV2 Mark, the software can use it to improve the resolution of the timer counter. There is no special situation to consider in the normal mode, and a new count value can be written at any time. Set upOC2xThe output comparison signal can only be obtained when the data direction register of the pin is outputOC2x的waveform. whenCOM2x=1

When a comparison match occurs, it will be flipped OC2x Signal, the frequency of the waveform in this case can be calculated with the following formula:

 $f_{oc2xnormal} = f_{sys}/(2*N*256)$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024)

The output compare unit can be used to generate interrupts, but it is not recommended to use interrupts in normal mode, which will take up too much CPU time.

### CTC mode

Set up WGM2[2:0]=2 Time counter 2 enter CTC Mode, the maximum value of the count TOP for OCR2A. In this mode, the counting method is each counting clock plus one increment, when the counter valueTCNT2 equal TOP The hour counter is cleared. OCR2A Defines the maximum value of the count, that is, the resolution of the counter. This mode allows users to easily control the frequency of the compare match output, and also simplifies the operation of counting external events.

When the counter reaches the maximum count, the compare match flag is output OCF2 Is set, an interrupt will be generated when the corresponding interrupt enable bit is set. Can be updated in the interrupt service routineOCR2A The register is the maximum value of the count. In this mode

OCR2A Double buffering is not used. Be careful when updating the maximum value to close to the minimum value when the counter is working with no prescaler or a very low prescaler. If writeOCR2A Is less than the value at the time TCNT2 Value, the counter will lose a comparison match. Before the next comparison match occurs, the counter has to count toTOP, And then from BOTTOM

Start counting toOCR2Avalue. Same as normal mode, Count value back toBOTTOMSet in the count clock TOV2Sign.

Set upOC2xThe output comparison signal can only be obtained when the data direction register of the pin is outputOC2xt@waveform. whenCOM2x=1

When a comparison match occurs, it will be flipped OC2x Signal, the frequency of the waveform in this case can be calculated with the following formula:

 $f_{oc2xctc} = f_{sys}/(2*N*(1+OCR2A))$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024). It can be seen from the formula that when settingOCR2x for 0x0 And without prescaler, the maximum frequency that can be obtained is f<sub>356</sub>/2 The output waveform.

### fast PWMmode

Set up WGM2[2:0]=3 or 7 Time counter 2 Enter fast PWM Mode, which can be used to generate high frequency

PWMWaveform, maximum count TOP Respectively MAX(0xFF)or OCR2A. fastPWMMode and others PWMThe mode is different in that it is a one-way
operation. Counter from minimum0x00 Accumulate to TOP Back again BOTTOM Recount. When the count valueTCNT2 Arrivals OCR2x or BOTTOM
When, output the comparison signal OC2x Will be set or cleared, depending on the comparison output mode COM2x See the register description for
details. Due to the one-way operation, fastPWMThe operating frequency of the mode is phase correction with bidirectional operation PWM Twice
the pattern. High frequency characteristics make fastPWM Mode is suitable for power regulation, rectification and DAC application. High-frequency
signals can reduce the size of external components (inductance, capacitance, etc.), thereby reducing system costs.

When the count value reaches the maximum value, the timer counter overflow flag TOV2 Will be set, and the value of the compare buffer will be updated to the compare value. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR2x register. Set upOC2x The output comparison signal can only be obtained when the data direction register of the pin is output OC2x \( \text{Pg}\) waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc2xfpwm} = f_{sys}/(N*(1+TOP))$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024)

when TCNT2 with OCR2x When a comparison match occurs, the waveform generator is set (cleared)OC2x Signal when TCNT2 When cleared, the waveform generator is cleared (set)OC2x Signal to generate PWMwave. thusOCR2x Extreme values will produce special PWM Waveform. whenOCR2x Set as 0x00 When the output PWM For every (1+TOP)There is a narrow spike in each count clock. when OCR2x When set to the maximum value, the output waveform is a continuous high or low level.

### Phase correction PWMmode

When set WGM2[2:0]=1 or 5 Time counter 2 Enter phase correction PWM Mode, the maximum value of the count TOP Respectively MAX(0xFF) or OCR2A. The counter adopts two-way operation, byBOTTOM Increment to TOP, And then decrease to BOTTOM, Repeat this operation again. Count arrivalTOP with BOTTOMChange the counting direction every time, the count value is in TOP or BOTTOM There is only one counting clock on each. In the process of increment or decrement, the count valueTCNT2 versus OCR2x When matching, output comparison signal OC2x Will be cleared or set, depending on the comparison output mode COM2x setting. Compared with unidirectional operation, the maximum frequency that can be obtained by bidirectional operation is smaller, but its excellent symmetry is more suitable for motor control. Phase correction PWM Mode, when the count reaches BOTTOM Set when TOV2 Sign when the count arrives TOP Update the value of the comparison buffer to the comparison value at the time. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR2x register.

Set up OC2x The output comparison signal can only be obtained when the data direction register of the pin is output OC2x 的waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{oc2xpcpwm} = f_{sys}/(N*TOP*2)$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024)

During the count-up process, when TCNT2 versus OCR2x When there is a match, the waveform generator is cleared (set)OC2x signal. In the process of counting down, whenTCNT2 versus OCR2x When a match, the waveform generator is set (cleared)OC2x signal. thus OCR2x The extreme value of will produce a special PWMwave. whenOCR2x When set to the maximum or minimum value,OC2x The signal output will always remain low or high.

In order to ensure the output PWMThe symmetry of the wave on both sides of the minimum value will be reversed in two cases when there is no comparison match. OC2x signal. The first situation is whenOCR2x Maximum value 0xFF When changing to other data. whenOCR2x

Is the maximum value, when the count value reaches the maximum, OC2x The output of is the same as the result of the comparison match when counting in descending order, that is, keep OC2x constant. At this time, the comparison value will be updated to the new oneOCR2x Value (not 0xFF), OC2x The value will always be maintained, straight

When the count is in the ascending order, a comparison match occurs and flips. at this timeOC2x The signal is not symmetrical about the minimum value, so it needs to be TCNT2 Flip when reaching maximum OC2x Signal, that is, there is no rollover when a comparison match occurs OC2x The first case of the signal. The second situation is whenTCNT2 From OCR2x When the high value starts to count, a comparison match will be lost, which will cause asymmetry. Also need to flipOC2x The signal to achieve symmetry on both sides of the minimum.

### TC2 Asynchronous operation

When at ASSR Register AS2 Bit is"1"Time,TC2 Working in asynchronous mode, the clock source of the counter comes from the oscillator of the external timer counter. In asynchronous modeTC2 The operation should consider the following points.

- ?? Switching between synchronous and asynchronous modes may cause TCNT2,OCR2A,OCR2B,TCCR2A with TCCR2B Corruption of data. The safe operation steps are as follows:
  - 1. Cleared OCIE2A,TOIE2 with OCIE2B Register bit to turn off TC2 Interruption
  - 2. Position AS2 Select the appropriate clock source;
  - 3. Correct TCNT2,OCR2A,TCCR2A,OCR2B with TCCR2B Write new data into the register;
  - 4. When switching to asynchronous mode, wait TCN2UB,OCR2AUB,TCR2AUB,OCR2BUB with TCR2BUB Bit cleared
  - 5. Cleared TC2 The interrupt flag bit;
  - 6. Enable the interrupts that need to be used.
- ?? Oscillator is best to use 32.768KHz Watch crystal oscillator. The system clock frequency must be higher than the crystal frequency4 Times more.
- ?? CPU write TCNT2,OCR2A,TCCR2A,OCR2B with TCCR2B Time, the hardware will put the data into the scratchpad first, two TOSC1 It is latched into the corresponding register after the rising edge of the clock. Before the data is latched from the scratchpad to the destination register, no new data write operation can be performed. Each register has its own independent scratchpad, so writeTCNT2 Does not interfere with writing OCR2. Asynchronous Status RegisterASSR Used to check whether the data has been written to the destination register. If usingTC2
- As MCU The wake-up condition of the sleep mode, the sleep mode cannot be entered before the end of each register update, otherwise MCU May be in TC2 Enter the sleep mode before the setting takes effect, thereby TC2 Unable to wake up the system.
- If using TC2 As MCU In the wake-up condition of sleep mode, attention must be paid to the process of re-entering sleep mode. Interrupt logic needs oneTOSC1 The clock cycle is reset, if the time from wake-up to re-entry to sleep is less than one TOSC1 In the clock cycle, the interrupt will no longer occur, and the device cannot wake up. The following methods of operation are recommended:
  - 1. Write appropriate data to each register;
  - 2. wait ASSR The corresponding update busy flag is cleared;
  - 3. Enter sleep mode.
- ?? If the asynchronous working mode is selected, TC2 The oscillator will always work unless it enters power-down mode. The user must note that the stable time of this oscillator may be as long as 1 Seconds, therefore, it is recommended that the user TC2 Wait at least after the oscillator
- 1 Use again in seconds TC2 Asynchronous working mode. The wake-up process in sleep mode in asynchronous working mode: After the
  ?? interrupt condition is met, the wake-up process is started on the next timer clock. In other words, the counter accumulates at least one more clock before the processor can read the value of the counter. After wake upMCU Execute interrupt service routine, then start execution SLEEP
  The program after the statement. Read within a short time after waking up from sleep modeTCNT2 The value of may return incorrect data.
- ?? becauseTCNT2 Is made asynchronous TOSC1 Clock-driven, while reading TCNT2 It must be done through a register synchronized with the internal system clock. Synchronization occurs at each TOSC1 The rising edge. The system clock is reactivated after waking up from sleep mode, and the readTCNT2 The value is the value before entering sleep mode until the next TOSC1 It will be updated only when the rising edge arrives. When waking up from sleep modeTOSC1 The phase of is completely unpredictable and is related to the wake-up time.

The recommended sequence of values is:

1. Write an arbitrary value to OCR2A or TCCR2A;

2. Wait for the corresponding update busy flag to be cleared;

## 3. Read TCNT2.

?? In asynchronous mode, the synchronization of the interrupt flag bit is required 3 System clock cycles plus 1 Timer cycles. inMCU The counter has accumulated at least one more clock before the counter value that caused the interrupt flag to be set can be read. The change of the output compare signal is synchronized with the timer clock, not the system clock.

# TC2 Prescaler

TC2 The input clock of the prescaler is called clkt2s, Located by ASSR Register AS2 Bit to select the internal system clock clkio Or external TOSC1 Clock source, the default is the system clock clkio Connected. IfAS2 Position,TC2 Will be by TOSC1 Asynchronous drive. whenTOSC1 Pin and TOSC2 An external pin 32.768KHz Clock crystal oscillator,TC2 Can be used as RTC counter. Not recommended inTOSC1 The external clock signal is directly applied to the pin.




Figure 5 TC2 Prescaler structure diagram

The picture above is TC2 Prescaler, as shown in the figure, the possible prescaler options are:clkt2s/8, clkt2s/32, clkt2s/64, clkt2s/128, clkt2s/256, with clkt2s/1024. You can also chooseclkt2s with 0(Stop counting). PositionSFIOR Register PSR2 The bit resets the prescaler, allowing the user to start from a predictable prescaler.

## Register definition

TC2 Register list

register	address	Defaults	description
TCCR2A	0xB0	0x00	TC2 Control register A
TCCR2B	0xB1	0x00	TC2 Control register B
TCNT2	0xB2	0x00	TC2 Count value register
OCR2A	0xB3	0x00	TC2 Output compare register A
OCR2B	0xB4	0x00	TC2 Output compare register B
ASSR	0xB6	0x00	TC2 Asynchronous Status Register
TIMSK2	0x70	0x00	Timer counter interrupt mask register
TIFR2	0x37	0x00	Timer counter interrupt flag register

# TCCR2A-TC2 Control register A

TCCR2 A-TC2 Control register A									
addres	s: 0xB0	Defaults: 0x00							
<b>D</b>	7	6	5	4	3	2	1	0	
Bit	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	
R/W	/ W	R/W	R/W	R/W	-	-	R/W	R/W	
Bit	Name	description							
7	COM2A1	COM2A1 with OC2A The out occupies OC2	TC2 Compare match output A Mode control high.  COM2A1 with COM2A0 Together to form output comparison mode control COM2A[1:0],control  OC2A The output waveform. in caseCOM2A of 1 Bit or 2 Bits are set, the output comparison waveform  occupies OC2A Pin, but the data direction register of this pin must be set high to output this waveform.  In different working modes,COM2A The control of the output comparison waveform is also different,  see the description of the comparison output mode control table for details.						
6	COM2A0	TC2 Compa COM2A0 with OC2A The out occupies OC2 In different w	TC2 Compare match output A Mode control low.  COM2A0 with COM2A1 Together to form output comparison mode control COM2A[1:0], control  OC2A The output waveform. in caseCOM2A of 1 Bit or 2 Bits are set, the output comparison waveform  occupies OC2A Pin, but the data direction register of this pin must be set high to output this waveform.  In different working modes, COM2A The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.						
5	COM2B1	TC2 Compare match output B Mode control high.  COM2B1 with COM2B0 Together to form output comparison mode control COM2B[1:0],control  OC2B The output waveform. in caseCOM2B of 1 Bit or 2 Bits are set, the output comparison waveform  occupies OC2B Pin, but the data direction register of this pin must be set high to output this waveform.  In different working modes,COM2B The control of the output comparison waveform is also different,  see the description of the comparison output mode control table for details.							
4	COM2B0	TC2 Compare match output B Mode control low.  COM2B0 with COM2B1 Together to form output comparison mode control COM2B[1:0],control  OC2B The output waveform. in caseCOM2B of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC2B Pin, but the data direction register of this pin must be set high to output this waveform.  In different working modes,COM2B The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details. Reserved.							
3:2	-								
1	WGM21	TC2 The waveform generation mode controls the high bit.  WGM20 with WGM21,WGM22 Form the waveform generation mode control together  WGM2[2:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation mode table for details.							
0	WGM20	TC2 Waveform generation mode control low bit.  WGM21 with WGM20,WGM22 Form the waveform generation mode control together  WGM2[2:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation mode table for details.							

TCCR2B -TC2 Control register B

			TCCR2B-∏	C2 Control r	egister B				
addres	s: 0xB1	Defaults: 0x00							
Bit	7	6	5	4	3	2	1	0	
	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	
R/W	w	W	-	-	R/W	R/W	R/W	R/W	
Bit	Name	description							
7	FOC2A	TC2 Force output comparison A Control bit. Work in nonPWM Mode, you can compulsorily output the comparison bit FOC2A write"1"Way to generate comparison matches. Force compare match will not be setOCF2A Flag, it will not reload or clear the timer, but the output pin OC2A Will be followed COM2A The settings are updated accordingly, just as if a comparison match actually occurred.  Read FOC2A The return value of is always zero.							
6	FOC2B	TC2 Force output comparison B Control bit. Work in nonPWM Mode, you can compulsorily output the comparison bit FOC2B write"1"Way to generate comparison matches. Force compare match will not be setOCF2B Flag, it will not reload or clear the timer, but the output pin OC2B Will be followed COM2B The settings are updated accordingly, just as if a comparison match actually occurred.  Read FOC2B The return value of is always zero.							
5:4	-	Reserved.							
3	WGM22	TC2 The waveform generation mode controls the high bit.  WGM22 withWGM20,WGM21 Form the waveform generation mode control togetherWGM2[2:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation mode table for details.							
2	CS22	TC2 The clock selection controls the high bit.  Used to select the timer counter 2 Clock source.							
1	CS21	TC2 Clock selection control center position.  Used to select the timer counter 2 Clock source.							
0									
		C	S2[2:0]	d	lescription				
			0	1	No clock source,	stop counting			
			1		Clk <sub>t2s</sub>				
		2 clkt2s/8, From the prescaler				ler			
			3		lkt2s/32, Fro	m the preso	aler		
		4 clkt2s/64, From the prescaler							
			5	(	lkt2s/128, Fr	om the pres	scaler		
		6 clkt2s/256, From the prescaler							
		7 clkt2s/1024, From the prescaler							

 $The following table is not PWMMode (i.e.\ normal\ mode\ and\ CTC\ Mode), the\ comparison\ output\ mode\ controls\ the\ output\ comparison\ waveform.$ 

Table 1 non- PWMMode OC2x Comparison output mode control

COM2x[1:0]	description
0	OC2x Disconnect, general IO Flip when the port
1	operation compares match OC2x signal
2	Clear on comparison match OC2x signal
3	Set on compare match OC2x signal

The following table is fast PWMThe comparison output mode in the mode controls the output comparison waveform.

Table 2 fast PWMMode OC2x Comparison output mode control

COM2x[1:0]	description
0	OC2x Disconnect, general IO Port operation
1	reservation
2	Clear on comparison match OC2x Signal, set when the maximum value matches OC2x Set when the
3	signal compare matches OC2x Signal, cleared when the maximum value matches OC2x signal

The following table shows the control of the output comparison waveform in the comparison output mode in the phase correction mode.

Table 3 Phase correction PWMMode OC2x Comparison output mode control

COM2x[1:0]	description
0	OC2x Disconnect, general IO Port operation
1	reservation
2	Cleared when compare matches in ascending order OC2x Signal, set when compare match in
	descending count OC2x signal
3	Set when compare match in ascending count OC2x Signal, compare match in descending count
J	Time clear OC2x signal

The following table shows the waveform generation mode control.  $\label{eq:control} % \begin{center} \begin{ce$ 

Table 4 Waveform generation mode control

WGM2[2:0]	Operating mode	TOP value	Update OCR2x time	Position TOV2 time
0	Normal	0xFF	immediately	MAX
1	PCPWM	0xFF	TOP	воттом
2	СТС	OCR2A	immediately	MAX
3	FPWM	0xFF	TOP	MAX
4	Keep	-	-	-
5	PCPWM	OCR2A	TOP	воттом
6	Keep	-	-	-
7	FPWM	OCR2A	TOP	TOP

TCNT2 -TC2 Count value register

TCNT2-TC2 Count value register									
address:	0xB2				Defaul	ts: 0x00			
Bit	7	6	5	4	3	2	1	0	
ыс	TCNT27	TCNT26	TCNT25	TCNT24	TCNT23	TCNT22	TCNT21	TCNT20	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Name	description							
7:0	TCNT2	TC2 Count va by TCNT2 Th  CPU Correct TCN' timer clock cycle, OCR2 The values If write TCN' resulting in i	e register ca  12 The write oper even if the timer of are consisten 12 Equal to o ncorrect was s counting wh	ation of the regis has stopped. This t without causing r bypassed ( veforms. en the clock so	ter will prevent the sallows initialization interruption.  OCR2 Value, ource is not sel	the comparison manners the value of the comparise the comparise ected, but CPU	itch from occurri ue of the register son match w	is the same as	

OCR2A – TC2 Output compare register A

OCR2A – TC2 Output compare register A										
addres	s: 0xB3				Defaults:	0x00				
D:4	7	7 6 5 4		3	2	1	0			
Bit	OCR2A	7 OCR2A6	OCR2A5	OCR2A4	OCR2A3	OCR2A2	OCR2A1	OCR2A0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name				description					
7:0	OCR2A	when using PWM match clear mode OCR2A The regis	Mode,OCR2A Th , the double buf ter is synchror IPulse, elimina	e register uses of fering function in aized with the r ting the interfe	double-buffered s prohibited. Do naximum or m rence pulse.	registers. In no uble buffering o	rmal working m an update at all times to	ode and		
		When using the double buffering function,CPU Visiting is OCR2A Buffer register, when double buffering function is disabled CPU Visiting is OCR2A itself.								

OCR2B - TC2 Output compare register B

OCR2B – TC2 Output compare register B									
address: 0xB4				Defaults: 0x00					
Bit	7	6	5	4	3	2	1	0	
DIL	OCR2B7	OCR2B6	OCR2B5 O	CR2B4 OCI	R2B3 OCR2	B2 OCR2B	1 OCR2B0	R/WR/	
R/W	R/W	WR/WR	/WR/WR/W	/R/W					

Bit	Name	description
7:0	OCR2B	TC2 Output comparison B register.  OCR2B Contains a 8 Bit data, uninterruptedly with the counter value TCNT2 Compare. Compare match can be used to generate output compare interrupt, or used toOC2B A waveform is generated on the pin.  When using PWMMode,OCR2B The register uses double-buffered registers. In normal working mode and match clear mode, the double buffering function is prohibited. Double buffering can updateOCR2B The register is synchronized with the maximum or minimum count at all times to prevent asymmetry PWM Pulse, eliminating the interference pulse. When using the double buffering function,CPU Visiting is OCR2B Buffer register, when double buffering function is disabled CPU Visiting is OCR2B itself.

TIMSK2 – TC2 Interrupt mask register

TIMSK2 – TC2 Interrupt mask register									
address	:: 0x70			Defaults:	0x00				
D:4	7	6	5	4	3	2	1	0	
Bit	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	
R/W	-	-	-	-	-	R/W	R/W	R/W	
Bit	Name				description				
7:3		Reserved.							
2	OCIE2B	TC2 Output compari when OCIE2B Bit is" a comparison match is"0"Time,TC2 Outpu	1", And the glob	oal interrupt is s	set,TC2 Output o	set, an interrupt	·		
1	OCIE2A	TC2 Output comparison the bit is set, an inte is disabled.	A Match interru	pt is enabled. \	When a compari	son match occur	s, that isTIFR2 in	OCF2A When	
0	TOIE2	TC2 Overflow interru when TOIE2 Bit is"1" occurs, i.e. TIFR2 mid TC2 Overflow interrup	, And the globa	·		·			

TIFR2 - TC2 Interrupt flag register

	ПFR2 – TC2 Interrupt flag register									
address:	address: 0x37				Defaults: 0x00					
D:4	7	6	5	4	3	2	1	0		
Bit	-	-	-	-	-	OCF2B	OCF2A	TOV2		
R/W	-	-	-	-	-	R/W	R/W	R/W		
Bit	Name				description					
7:3	-	Reserved.	Reserved.							
2	OCF2B TC2	2 Output compari	son B Match	flag bit.						

		when TCNT2 equal OCR2B When, the comparison unit gives a match signal and sets the comparison flag
		OCF2B. If the output is compared at this timeB Interrupt enable OCIE2B for "1"And the global interrupt flag is set, an
		output comparison will be generated B Interrupted. When this interrupt service routine is executed OCF2B Will be
		automatically cleared, or OCF2B Bit write"1"This bit can also be cleared.
		TC2 Output comparison A Match flag bit. when TCNT2 equal OCR2A When, the comparison unit gives a match
	OCF2A	signal and sets the comparison flag
1		OCF2A. If the output is compared at this timeA Interrupt enable OCIE2A for"1"And the global interrupt flag is set, an
		output comparison will be generated A Interrupted. When this interrupt service routine is executed OCF2A Will be
		automatically cleared, or OCF2A Bit write"1"This bit can also be cleared.
		TC2 Overflow flag.
0	TOVA	When the counter overflows, the overflow flag is set TOV2. If overflow interrupt is enabled at this timeTOIE2
U	TOV2	for"1"And the global interrupt flag is set, an overflow interrupt will be generated. When this interrupt service routine is
		executedTOV2 Will be automatically cleared, or TOV2 Bit write"1"This bit can also be cleared.

ASSR – Asynchronous interface status register

	ASSR-TC2 Asynchronous interface status register								
address: 0xB6					Defaults: 0x00				
D:4	7	6	5	4	3	2	1	0	
Bit	INTCK	-	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Name				description				
7	INTCK	When set INTCK Bit i	Asynchronous clock selection control bit.  When set INTCK Bit is 1, Select internal RC32K As an asynchronous clock source. When setINTCK Bit is 0 When, select the external crystal oscillator clock as the asynchronous clock source. Reserved.						
6	-								
5	AS2	When set AS2 Bit is Bit to choose. When set AS2 Bit is	When set AS2 Bit is 0 Time, timer 2 Working in synchronous mode, its clock source is Clk <sub>10</sub> . whenAS2 When the value of is changed,TCNT2,OCR2A,OCR2B,TCCR2A with TCCR2B The value of the register						
4	TCN2UB	TCNT2 Registe When the timer 2 N TCN2UB The bit wi TCN2UB Bit. Only i	Vorking in asy	nchronous m	the value of is u	·		•	
3	OCR2AUB	When the timer 2 Wo	TCN2UB Bit. Only ifTCN2UB Bit is 0 When TCNT2 Update.  OCR2A Register update flag.  When the timer 2 Working in asynchronous mode, right OCR2A When performing a write operation, OCR2AUB  The bit will be set. whenOCR2A After the value of is updated, the hardware will clear it to zero  OCR2AUB Bit. Only ifOCR2AUB Bit is 0 When OCR2A Update.						
2	OCR2BUB	OCR2B Register When the timer 2 We The bit will be set OCR2BUB Bit. On	orking in async	hronous mode, B After the va	alue of is upda	ated, the hard	·		

		TCCR2A Register update flag.
1	TCR2AUB	When the timer 2 Working in asynchronous mode, right TCCR2A When performing a write operation,TCR2AUB
'	TCRZAUB	The bit will be set. when TCCR2A After the value of is updated, the hardware will clear it to zero
		TCR2AUB Bit. Only ifTCR2AUB Bit is 0 When TCCR2A Update.
		TCCR2B Register update flag.
0	TCR2BUB	When the timer 2 Working in asynchronous mode, right TCCR2B When performing a write operation,TCR2BUB
0	TCKZBUB	The bit will be set. whenTCCR2B After the value of is updated, the hardware will clear it to zero
		TCR2BUB Bit. Only ifTCR2BUB Bit is 0 When TCCR2B Update.

### Timer/counter 3 (TMR3)

- Z truly 16 Bit design, allowing 16 Bit PWM 3
- Z Independent output comparison unit
- Z Double-buffered output compare register
- z 1 Input capture unit
- Z Input capture noise suppressor
- Z Automatically clear the counter and load automatically when compare matches
- Z Phase-corrected without interference pulses PWM
- z Variable PWMcycle
- Z Frequency generator
- Z External event counter
- Z 5 Independent interrupt source
- Z With dead time control
- Z 6 Selectable trigger sources are automatically turned off PWMOutput

#### Overview

TC3 Is a universal 16 Bit timer counter module, support PWMOutput, can accurately generate waveform.TC3 contain 1 A 16 Bit counter, waveform generation mode control unit, 2 Independent output comparison unit and 1 Input capture unit. The waveform generation mode control unit controls the working mode of the counter and the generation of the comparison output waveform. According to different working modes, the counter counts each clockClkt3 Realize the operation of clearing, adding one or subtracting one.Clkt3 It can be generated by an internal clock source or an external clock source. When the count value of the counterTCNT3 Reach the maximum value (equal to the maximum value 0xFFFF Or fixed value or output compare register OCR3A Or input capture register ICR3,defined as TOP, The maximum value is defined as MAX To show the difference), the counter will be cleared or decremented by one. When the count value of the counterTCNT3 Reached the minimum value (equal to 0x0000,defined as BOTTOM), the counter will increment by one. When the count value of the counterTCNT3 Arrivals OCR3A or OCR3B or OCR3C When a comparison match occurs, it will be cleared or set to output a comparison signal OC3A or OC3B or OC3CTo produce PWMWaveform. When the input capture function is turned on, the counter is triggered to start or stop counting,ICR3 The register will record the count value in the trigger period of the capture signal.




Figure 6 TC3 Structure chart

### Operating mode

Timer counter 1 There are six different working modes, including normal mode (Normal), cleared on comparison match (CTC) Mode, fast pulse width modulation (FPWM) Mode, phase correction pulse width modulation (PCPWM) Mode, phase frequency correction pulse width modulation (PFCPWM) Mode, and input capture (ICP)mode. Control bit by waveform generation mode WGM3[3:0]To choose. The six modes are described in detail below. Since there are three independent output comparison units, use "A","B"with"C"To indicate, in lowercase"X"To represent these two output comparison unit channels.

#### Normal mode

Normal mode is the simplest working mode of the timer counter. At this time, the waveform generation mode control bitWGM3[3:0]=0, The maximum value of the count TOP for MAX(0xFFFF). In this mode, the counting method increases by one for each counting clock. When the counter reachesTOP Back after overflow BOTTOM Start accumulation again. Count valueTCNT3 The timer counter overflow flag is set in the same counting clock that becomes zero TOV3. In this modeTOV3 The sign is like the first 17 The counting bit is only set but not cleared. Overflow interrupt service routine will be automatically clearedTOV3 Mark, the software can use it to improve the resolution of the timer counter. There is no special situation to consider in the normal mode, and a new count value can be written at any time.

Set up OC3x The output comparison signal can only be obtained when the data direction register of the pin is output OC3x 的waveform. when COM3x=1 When a comparison match occurs, it will be flipped OC3x Signal, the frequency of the waveform in this case can be calculated with the following formula:

foc3xnormal = fsys/(2\*N\*65536)

among them, N Represents the prescaler factor (1,8,64,256 or 1024)

The output compare unit can be used to generate interrupts, but it is not recommended to use interrupts in normal mode, which will take up too much CPU time.

#### **CTC** mode

Set up WGM3[3:0]=4 or 12 Time counter 1 enter CTC mode. whenWGM3[3]=0, The maximum value of the count TOP for OCR3A, whenWGM3[3]=1, The maximum value of the count TOP for ICR3. The following isWGM3[3:0]=4 As an example to describe CTC In this mode, the counting method is incremented by one for each counting clock. When the counter value TCNT3 equal TOP The hour counter is cleared. This mode allows users to easily control the frequency of the compare match output, and also simplifies the operation of counting external events.

When the counter arrives TOP=OCR3A When, output compare match flag OCF3A Is set when the counter reaches TOP=ICR3
When, output compare match flag ICF3 Is set, an interrupt will be generated when the corresponding interrupt enable bit is set. Can be updated in the interrupt service routineOCR3A register. In this modeOCR3A Double buffering is not used. Be careful when updating the maximum value to close to the minimum value when the counter is working with no prescaler or a very low prescaler. If writeOCR3A Is less than the value at the time TCNT3 Value, the counter will lose a comparison match. Before the next comparison match occurs, the counter has to count toMAX, And then from BOTTOMStart counting to OCR3A. Like normal mode, the count value returns to0x0 Set in the count clock TOV3 Sign.

Set up OC3x The output comparison signal can only be obtained when the data direction register of the pin is output OC3x 的waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{OC3xctc} = f_{sys/(2*N*(1+OCR3A))}$ 

among them, N Represents the prescaler factor (1,8,64,256 or 1024)

It can be seen from the formula that when setting OCR3A for 0x0 And without prescaler, the maximum frequency that can be obtained is f<sub>9/5</sub>/2 The output waveform.

whenWGM3[3:0]=12 Time andWGM3[3:0]=4 Similar, just put OCR3A Related to ICR3 That's it.

### fast PWMmode

Set upWGM3[3:0]=5,6,7,14 or 15 Time counter 1 Enter fast PWMMode, maximum count TOP Respectively 0xFF,0x1FF,0x3FF,ICR3 or OCR3A, Can be used to generate high frequency PWMWaveform. fastPWM

Mode and others PWM The mode is different in that it is a one-way operation. Counter fromBOTTOM Accumulate to TOP Back again BOTTOM Recount. When the count valueTCNT3 Arrivals TOP or BOTTOM When, output the comparison signal OC3x Will be set or cleared, depending on the comparison output mode COM3 See the register description for details. Due to the one-way operation, fast PWMThe operating frequency of the mode is phase correction with bidirectional operationPWMTwice the pattern. High frequency characteristics make fastPWM Mode is suitable for power regulation, rectification and DAC application. High-frequency signals can reduce the size of external components (inductance, capacitance, etc.), thereby reducing system costs.

When the count value reaches TOP Time, timer counter overflow flag TOV3 Will be set, and the value of the compare buffer will be updated to the compare value. If the interrupt is enabled, it can be updated in the interrupt service routineOCR3A register.

Set up OC3x. The output comparison signal can only be obtained when the data direction register of the pin is output OC3x. Bywaveform. The frequency of the waveform can be calculated with the following formula:

foc3xfpwm = fsys/(N\*(1+TOP))

among them,N Represents the prescaler factor (1,8,64,256 or 1024)

when TCNT3 with OCR3x When a comparison match occurs, the waveform generator is set (cleared)OC3x Signal when TCNT3 When cleared, the waveform generator is cleared (set)OC3x Signal to generate PWMwave. thusOCR3x Extreme values will produce special PWM Waveform. whenOCR3x Set as 0x00 When the output PWM For every (1+TOP)There is a narrow spike in each count clock. whenOCR3x Set as TOP When, the output waveform is a continuous high level or low level. If you use OCR3A As TOP And set COM3A=1, Output comparison signal OC3A Will produce a duty cycle of 50%of PWM wave.

### Phase correction PWMmode

When setWGM3[3:0]=1,2,3,10 or 11 Time counter 1 Enter phase correction PWMMode, the maximum value of the count TOP Respectively 0xFF,0x1FF,0x3FF,ICR3 or OCR3A. The counter adopts two-way operation, byBOTTOM

Increment to TOP, And then decrease to BOTTOM, Repeat this operation again. Count arrivalTOP with BOTTOM Change the counting direction every time, the count value is in TOP or BOTTOMThere is only one counting clock on each. In the process of increment or decrement, the count value

TCNT3 versus OCR3x When matching, output comparison signal OC3x Will be cleared or set, depending on the comparison output mode COM3 setting. Compared with unidirectional operation, the maximum frequency that can be obtained by bidirectional operation is smaller, but its excellent symmetry is more suitable for motor control.

Phase correction PWM Mode, when the count reaches BOTTOM Set when TOV3 Sign when the count arrives TOP Update the value of the comparison buffer to the comparison value at the time. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routine OCR3x Memory.

Set up OC3x The output comparison signal can only be obtained when the data direction register of the pin is output OC3x Waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{OC3xcpcpwm} = f_{sys}/(N*TOP*2)$ 

among them,N Represents the prescaler factor (1,8,64,256 or 1024) .

During the count-up process, when TCNT3 versus OCR3x When there is a match, the waveform generator is cleared (set)OC3x signal. In the process of counting down, whenTCNT3 versus OCR3x When a match, the waveform generator is set (cleared)OC3x signal. thusOCR3x The extreme value of will produce a special PWM wave. whenOCR3x Set as TOP or BOTTOM Time,OC3x Signal input

The output will always remain low or high. If you useOCR3A As TOP And set COM3A=1, Output comparison signal OC3A Will produce a duty cycle of 50% of PWMwave.

In order to ensure the output PWMWave in BOTTOM Symmetry on both sides, when there is no comparison match, there are two cases will be flipped OC3x signal. The first situation is whenOCR3x The value is determined by TOP When changing to other data. whenOCR3x for TOP, The count reaches TOP Time,OC3x The output of is the same as the result of the comparison match when counting in descending order, that is, keep OC3x constant. At this time, the comparison value will be updated to the new oneOCR3x Value (not TOP),OC3x The value of will be maintained until a comparison match occurs during ascending counting and it is reversed. at this timeOC3x The signal is not symmetrical about the minimum value, so it needs to be TCNT3 Flip when reaching maximum OC3x Signal, that is, there is no rollover when a comparison match occurs OC3x The first case of the signal. The second situation is whenTCNT3 From OCR3x When a high value starts to count, a comparison match will be lost, which will cause asymmetry. Also need to flipOC3x The signal to achieve symmetry on both sides of the minimum.

#### Phase frequency correction PWMmode

When setWGM3[3:0]=8 or 9 Time counter 1 Enter phase frequency correction PWMMode, the maximum value of the count TOP Respectively ICR3 or OCR3A. The counter adopts two-way operation, byBOTTOM Increment to TOP, And then decrease to BOTTOM, Repeat this operation again. Count arrivalTOP with BOTTOM Change the counting direction every time, the count value is in TOP or BOTTOM There is only one counting clock on each. In the process of increment or decrement, the count valueTCNT3 versus OCR3x When matching, output comparison signal OC3x Will be cleared or set, depending on the comparison output mode COM3 setting. Compared with unidirectional operation, the maximum frequency that can be obtained by bidirectional operation is smaller, but its excellent symmetry is more suitable for motor control.

Phase frequency correction PWM Mode, when the count reaches BOTTOM Set when TOV3 Mark and update the value of the comparison buffer to the comparison value. The time to update the comparison value is the phase frequency correction PWM Mode and phase correction PWM The biggest difference in the model. If the interrupt is enabled, the compare buffer can be updated in the interrupt service routineOCR3x Memory. whenCPU change TOP Value is OCR3A or ICR3 Value, you must ensure that the new TOP The value is not less than the one already in use TOP Value, otherwise the comparison match will not happen again.

Set up OC3x The output comparison signal can only be obtained when the data direction register of the pin is output OC3x Waveform. The frequency of the waveform can be calculated with the following formula:

 $f_{OC3xcpfcpwm} = f_{sys}/(N*TOP*2)$  among them,N Represents the prescaler factor (1,8,64,256 or 1024)

During the count-up process, when TCNT3 versus OCR3x When there is a match, the waveform generator is cleared (set)OC3x signal. In the process of counting down, whenTCNT3 versus OCR3x When a match, the waveform generator is set (cleared)OC3x signal. thusOCR3x The extreme value of will produce a special PWM wave. whenOCR3x Set as TOP or BOTTOM Time,OC3x The signal output will always remain low or high. If you useOCR3A As TOP And set COM3A=1, Output comparison signal OC3A Will produce a duty cycle of 50%of PWMwave.

because OCR3x The register is in BOTTOM Updated all the time, so TOP The count length of the ascending order and the descending order is the same on both sides of the value, and a symmetrical waveform with the correct frequency and phase is generated.

When using fixed TOP Value, it's best to use ICR3 Register as TOP Value, i.e. settingWGM3[3:0]=8, at this time

OCR3A Registers only need to be used to generate PWMOutput. If you want to produce frequency changesPWMWave, must be changed TOP

value, OCR3A The double-buffering characteristics of the "will be more suitable for this application.

#### Input capture mode

Input capture is used to capture external events and give them a time stamp to indicate the moment when this event occurs. It can be performed in the previous counting mode, but it is necessary to remove the use ICR3 Value as count TOP Value waveform generation mode.

The trigger signal of an external event is determined by the pin ICP3 The input can also be realized by an analog comparator unit. When the pin ICP3 The logic level on the change, or the output of the analog comparator ACO The level changes, and this level change is captured by the input capture unit, the input capture is triggered, at this time 16 Bit count TCNT3 Data is copied to the input capture register ICR3, And enter the capture flag at the same time ICF3 Set if ICIE1 Bit is"1", The input capture flag will generate an input capture interrupt.

By setting analog comparison control and status registerACSRAnalog compare input capture control bitACICTo select the input capture trigger source ICP3 or ACO. It should be noted that changing the trigger source may cause an input capture, so after changing the trigger source, you mustICF3 Perform a clear operation to avoid false results.

The input capture signal is sent to the edge detector after an optional noise suppressor, and the control bit is selected according to the input capture ICES1 To see if the detected edge meets the trigger condition. The noise suppressor is a simple digital filter that performs4 Subsampling, only when 4 When the sub-sampled values are equal, its output will be sent to the edge detector. Noise suppressor by TCCR3B Register ICNC1 The bit controls its enabling or disabling.

When using the input capture function, when ICF3 After being set, it should be read as early as possible ICR3 The value of the register, because after the next capture event occurs ICR3 The value of will be updated. It is recommended to enable the input capture interrupt. In any input capture mode, it is not recommended to change the count during operationTOP value.

The time stamp captured by the input can be used to calculate the frequency, duty cycle, and other characteristics of the signal, as well as to create a log for trigger events.

When measuring the duty cycle of an external signal, it is required to change the trigger edge after each capture, so readICR3 The signal edge of the trigger must be changed as soon as possible after the value.

### PWMAutomatic shutdown and restart of output

When set TCCR3C Register DOC3x When the bit is high,PWMThe automatic shutdown function of the output will be enabled. When the trigger condition is met, the hardware will clear the corresponding COM3x Bit, will PWM output signal OC3x Disconnect from its output pin and switch to general purpose IO Output, achieve PWM The output is automatically turned off. At this time, the state of the output pin can beIO To control the output of the port.

PWMAfter the automatic shutdown of the output is enabled, the trigger conditions need to be set. TCCR3D Register DSX3n Bit to select the trigger source. Trigger sources include analog comparator interrupt, external interrupt, pin level change interrupt and timer overflow interrupt. For details, please refer toTCCR3D Register description. When one or some trigger sources are selected as the trigger condition, the hardware will clear these interrupt flag bits at the same time as they are set.COM3x Bit to close PWMOutput.

Close when a trigger event occurs PWMAfter the output, the timer module does not have the corresponding interrupt flag bit, and the software needs to know the trigger condition and trigger event by reading the interrupt flag bit of the trigger source.

when PWMWhen the output is automatically turned off and the output needs to be restarted again, the software only needs to be reset COM3x Bit to switch

OC3x The signal is output to the corresponding pin. It should be noted that after the automatic shutdown occurs, the timer does not stop working.

OC3x The status of the signal is also constantly being updated. Software can set after timer overflow or compare match

COM3x Bit to output OC3x Signal so that you can get a clear PWMOutput status.

#### Dead time control

Set up DTEN3 Bit is"1"When the function of inserting the dead time is enabled,OC3A with OC3B The output waveform will be in B The set dead time is inserted on the basis of the waveform generated by the channel comparison output. The length of the time is DTR3 The time value corresponding to the count clock number of the register. As shown below,OC3A with OC3B The dead time insertion is based on the channel B The comparison output waveform is the reference, when COM3A with COM3B Same as"2"or"3"Time,OC3A The polarity of the waveform and OC3B The polarity of the waveform is the same, when COM3A with COM3B Respectively"2"or"3"Time,OC3A The waveform and OC3B The polarity of the waveform is opposite.




Figure 7 FPWMMode TC3 Dead time control




Figure 8 PCPWMMode TC3 Dead time control

Set up DTEN3 Bit is "0"Time, the function of inserting the dead time is disabled, OC3A with OC3B The output waveform of each Compare the waveforms generated by the output.

### Register definition

# TC3 Register list

register	address	Defaults	description
TCCR3A	0x90	0x00	TC3 Control register A
TCCR3B	0x91	0x00	TC3 Control register B
TCCR3C	0x92	0x00	TC3 Control register C
TCCR3D	0x93	0x00	TC3 Control register D
TCNT3L	0x94	0x00	TC3 Count value register low byte
TCNT3H	0x95	0x00	TC3 Count value register high byte
ICR3L	0x96	0x00	TC3 Input capture register low byte
ICR3H	0x97	0x00	TC3 Input capture register high byte
OCR3AL	0x98	0x00	TC3 Output compare register A Low byte
OCR3AH	0x99	0x00	TC3 Output compare register A High byte
OCR3BL	0x9A	0x00	TC3 Output compare register B Low byte
OCR3BH	0x9B	0x00	TC3 Output compare register B High byte
DTR3L	0x9C	0x00	TC3 Dead time register low byte
DTR3H	0x9D	0x00	TC3 Dead time register high byte
OCR3CL	0x9E	0x00	TC3 Output compare register C Low byte

OCR3CH	0x9F	0x00	TC3 Output compare register C High byte
TIMSK3	0x71	0x00	Timer counter interrupt mask register
TIFR3	0x38	0x00	Timer counter interrupt flag register

# TCCR3A-TC3 Control register A

			TCCR3A -T	C3 Control regi	ster A			
address:	0x90				Defaults: 0	)x00		
Bit	7	6	5	4	3	2	1	0
Nam	е сомза	1 COM3A0	COM3B1	СОМЗВ0	сомзс1	сомзсо	WGM31	WGM30
R/W	R/W	R/W	R/W	R/W	WWR/	W		R/W
Bit	Name	description						
7	COM3A1	Compare match output A Mode control high.  COM3A1 with COM3A0 composition COM3A[1:0]To control the output comparison waveform OC3A. in case  COM3A of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC3A Pin, but  The data direction register of this pin must be set high to output this waveform. In different working modes,COM3A The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.				in, but COM3A The		
6	сомзао	Compare match output A Mode control low.  COM3A1 with COM3A0 composition COM3A[1:0]To control the output comparison waveform OC3A. in case  COM3A of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC3A Pin, but the data direction register of this pin must be set high to output this waveform. In different working modes, COM3A The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.				direction he control of		
5	СОМЗВ1	Compare match output B Mode control high.  COM3B1 with COM3B0 composition COM3B[1:0]To control the output comparison waveform OC3B. in case  COM3B of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC3B Pin, but the data direction  register of this pin must be set high to output this waveform. In different working modes, COM3B The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.						
4	сомзво	Compare match output B Mode control low.  COM3B1 with COM3B0 composition COM3B[1:0]To control the output comparison waveform OC3B. in case  COM3B of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC3B Pin, but the data direction  register of this pin must be set high to output this waveform. In different working modes, COM3B The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.						
3	COM3C1	Compare match output C Mode control high.  COM3C1 with COM3C0 composition COM3C[1:0]To control the output comparison waveform OC3C. in case  COM3C of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC3C Pin, but the data direction  register of this pin must be set high to output this waveform. In different working modes, COM3C The control of the output comparison waveform is also different, see the description of the comparison output mode control table for details.						
2	СОМЗС0	Compare match of COM3C1 with COM	·		ontrol the outpu	it comparison w	aveform OC3C	. in case

	COM3C of 1 Bit or 2 Bits are set, the output comparison waveform occupies OC3C Pin, but the data direction
	$register\ of\ this\ pin\ must\ be\ set\ high\ to\ output\ this\ waveform.\ In\ different\ working\ modes, COM3C\ The\ control\ of\ the$
	the output comparison waveform is also different, see the description of the comparison output mode control
	table for details.
1	WGM31 The waveform generation mode controls the next low bit.
	WGM31 with WGM33, WGM32, WGM30 Form the waveform generation mode control together
	WGM3[3:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation
	mode table for details.
0	WGM30 The waveform generation mode controls the lowest bit.
	WGM30 with WGM33, WGM32, WGM31 Form the waveform generation mode control together
	WGM3[3:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation
	mode table for details.

The following table is not PWMMode (i.e. normal mode and CTC Mode), the comparison output mode controls the output comparison waveform.

non- PWMComparison output mode control in mode

COM3x[1:0]	description
0	OC3x Disconnect, general IO Flip when the port
1	operation compares match OC3x signal
2	Clear on comparison match OC3x signal
3	Set on compare match OC3x signal

 $The following \ table \ is \ fast \ PWMThe \ comparison \ output \ mode \ in \ the \ mode \ controls \ the \ output \ comparison \ waveform.$ 

fast PWMComparison output mode control in mode

COM3x[1:0] desc	ription
0	OC3x Disconnect, general IO Mouth operation
1	WGM3 for 15 Time: Flip when compare matches OC3A signal, OC3B disconnect  WGM3 For other values:OC3x Disconnect, general IO Cleared when port operation compare match
2	OC3x Signal, set when the maximum value matches OC3x Set when the signal compare matches OC3x
3	Signal, cleared when the maximum value matches OC3x signal

The following table shows the control of the output comparison waveform in the comparison output mode in the phase correction mode.

 ${\it Phase correction and phase frequency correction PWMComparison output \ mode \ control \ in \ mode}$ 

COM3x[1:0] d	escription
0	OC3x Disconnect, general IO Mouth operation
1	WGM3 for 9 or 11 Time: Flip when compare matches OC3A signal, OC3B disconnect WGM3 For other values: OC3x Disconnect, general IO Compare match cleared under ascending count
2	of port operation OC3x Signal, compare match set in descending count OC3x signal
3	Compare match set in ascending count OC3x Signal, compare match cleared under descending count OC3x signal

# TCCR3B-TC3 Control register B

		troi register B	TCCR3R=	TC3 Control regi	ster B			
address: (	)v91		reeksb-	res control regi	Defaults: 0x0	0		
audi C33. (	7	6	5	4	3	2	1	0
Bit	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30
R/W	R/W		-	R/W	R/W	R/W	R/W	R/W
Bit	Name	description						
7	ICNC3	Input capture noi When set ICNC3 Bit Input is filtered, c function delays th When set ICNC3 E The input is direct	is"1"When the in ontinuous 4 The e input capture bit is"0"When the	put is enabled to e input signal is v 4 Clock cycles.	capture the noise :	ne sampling v	values are eq	ual. This
6	ICES3	The input is directly valid.  Input capture trigger edge selection control bit.  When set ICES3 Bit is"1"Select the rising edge of the level to trigger the input capture; when set ICES3  Bit is"0"When, select the falling edge of the level to trigger the input capture. When an event is captured, the value of the counter is copied to ICR3 Register, and set the input capture flag at the same time ICF3. If the interrupt is enabled, an input capture interrupt is generated. Reserved.						
5	-							
4	WGM33	The waveform generation mode controls the high bit.  WGM33 with WGM32, WGM31, WGM30 Form the waveform generation mode control together  WGM3[3:0], Control the counting method and waveform generation method of the counter, see the description of the waveform generation mode table for details.						
3	WGM32	The waveform generation more WGM32 with WC WGM3[3:0], Control the mode table for details.	6M33, WGM31,	WGM30 Form	_			_
2	CS32	The clock selection cont	rols the high bit.					
		Used to select the	timer counter 3	3 Clock source.				
1	CS31	Clock selection control	center position.					
		Used to select the	timer counter 3	3 Clock source.				
0	CS30	Clock selection co						
		Used to select the		3 Clock source.				
		CS3[2	2:0]	description				
		0			e, stop counting			
		1		Clksys				
		2 clksys/8, From the prescaler						
		3			rom the presc			
		5		-	From the pres			
		6			om the external			
		<u>6</u> 7		-	Pin, falling edge t		ır	
		/		External clo	ck T3 Pin, rising	eage trigge	11	

The following table shows the waveform generation mode control.

Table 5 Waveform generation mode control

WGM3[3:0]	Operating mode	TOP value	Update OCR1A time	Position TOV3 time
0	Normal	0xFFFF	immediately	MAX
1	8 Bit PCPWM	0x00FF	TOP	воттом
2	9 Bit PCPWM	0x01FF	TOP	воттом
3	10 Bit PCPWM	0x03FF	TOP	воттом
4	CTC	OCR3A	immediately	MAX
5	8 Bit FPWM	0x00FF	ВОТТОМ	TOP
6	9 Bit FPWM	0x01FF	ВОТТОМ	TOP
7	10 Bit FPWM	0x03FF	ВОТТОМ	TOP
8	PFCPWM	ICR3	ВОТТОМ	ВОТТОМ
9	PFCPWM	OCR3A	ВОТТОМ	воттом
10	PCPWM	ICR3	TOP	воттом
11	PCPWM	OCR3A	TOP	воттом
12	CTC	ICR3	immediately	MAX
13	Keep	-	-	-
14	FPWM	ICR3	TOP	TOP
15	FPWM	OCR3A	TOP	TOP

## TCCR3C-TC3 Control register C

			TCCR3C-	TC3 Control regi	ster C				
address:	address: 0x92					Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0	
Nam	е госзя	FOC3B	DOC3B	DOC3A	DTEN3	-	DOC3C	FOC3C	
R/W	W	W	-	-	-	-	-	-	
Bit	Name	description							
7	FOC3A	Force output comparison A.  Work in non PWM Mode, you can compulsorily output the comparison bit FOC3A write"1"Way to generate comparison matches. Force compare match will not be setOCF3A Flag, it will not reload or clear the timer, but the output pin OC3A Will be followed COM3A The settings are updated accordingly, just as if a comparison match actually occurred.  Work on PWMMode, write TCCR3A It must be cleared when registering. Read  FOC3A The return value of is always zero.							
6	FOC3B	Force output comparison B.  Work in non PWM Mode, you can compulsorily output the comparison bit FOC3B write"1"Way to generate comparison matches. Force compare match will not be setOCF3B Flag, it will not reload or clear the timer, but the output pin OC3B Will be followed COM3B The settings are updated accordingly, just as if a comparison match actually occurred.  Work on PWMMode, write TCCR3A It must be cleared when registering. Read FOC3B The return value of is always zero.							
5	DOC3B	Disable output comp	arison B Enable cor	itrol bit.					

		when DOC3B When the bit is high, the hardware prohibits the output comparison B Is enabled, after satisfying the condition of prohibiting
		output,COM3B The bit will be cleared and the output pin OC3B Disconnected, the pin becomes general purpose IO operating. whenDOC3B
		When the bit is low, the hardware prohibits output comparison B Function is invalid. Disable output comparisonA Enable control bit.
4	DOC3A	
		when DOC3A When the bit is high, the hardware prohibits the output comparison A Is enabled, after satisfying the condition of prohibiting
		output,COM3A The bit will be cleared and the output pin OC3A Disconnected, the pin becomes general purpose IO operating, whenDOC3A
		When the bit is low, the hardware prohibits output comparison A Function is invalid. Dead time enable control bit.
3	DTEN3	
		when DTEN3 When the bit is high, the dead time is enabled,OC3A with OC3B Become complementary
		output, and press DTR3L with DTR3H It is set to insert the dead time. whenDTEN3 When the bit is low, the
		dead time is prohibited.OC3A with OC3B All are single output.
2	-	
1	DOC3C	Disable output comparison C Enable control bit.
		when DOC3C When the bit is high, the hardware prohibits the output comparison C Is enabled, after satisfying the condition of prohibiting
		output, COM3C The bit will be cleared and the output pin OC3C Disconnected, the pin becomes general purpose IO operating. when DOC3C
		When the bit is low, the hardware prohibits output comparison C Function is invalid. Force output comparisonC.
0	FOC3C	
		Work in non PWM Mode, you can compulsorily output the comparison bit FOC3C write"1"Way to generate
		comparison matches. Force compare match will not be setOCF3C Flag, it will not reload or clear the timer,
		but the output pin OC3C Will be followed COM3C The settings are updated accordingly, just as if a
		comparison match actually occurred.
		Work on PWMMode, write TCCR3A It must be cleared when registering. Read
		FOC3C The return value of is always zero.

# TCCR3D-TC3 Control register D

			TCCR3D -	TC3 Control regi	ister D							
address: 0	x93				Defaults	Defaults: 0x00						
Bit	7	6	5	4	3	2	1	0				
Name	DSX37	DSX36	DSX35	DSX34	-	-	DSX31	DSX30				
R/W	R/W	R/W	R/W R/W R/W R									
Bit	Name	description										
7	DSX37	TC3 Trigger sourc	TC3 Trigger source selection control enable 7 Bit. When setDSX37 Bit is"1"Time,TC0 Overflow is used to turn off									
		the output compa	he output comparison signal waveform OC3x									
		The trigger source	The trigger source of is enabled. when DOC3x Bit is"1"When, the rising edge of the interrupt flag register bit of the selected									
		trigger source will b	e automatically tu	rned off OC3x Wave	eform output. Who	en setDSX37 Bit is"	0"Time,TC0 Over	flow is used				
		to turn off the outp	ut comparison sigr	nal waveform OC3x								
		The trigger source of	is disabled.									
6	DSX36	TC3 Trigger sourc	e selection contr	ol enable 6 Bit. W	hen setDSX36 Bi	t is"1"Time,TC2 O	verflow is used	l to turn off				
		the output compa	rison signal wave	eform OC3x								
		The trigger source of	of is enabled. wher	nDOC3x Bit is"1"Wh	en, the rising edge	e of the interrupt fl	lag register bit of	f the selected				
		trigger source will b	e automatically tu	rned off OC3x Wave	eform output. Who	en setDSX36 Bit is"	0"Time,TC2 Over	flow is used				
		to turn off the outp	ut comparison sigr	nal waveform OC3x								
		The trigger source of	is disabled.									

5	DSX35	TC3 Trigger source selection control enable 5 Bit. When setDSX35 Bit is"1"When the pin level changes 1 As a comparison signal waveform for turning off the output OC3x The trigger source of is enabled. whenDOC3x Bit is "1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC3x Waveform output. When setDSX35 Bit is"0"When the pin level changes 1 As a comparison signal waveform for turning off the output OC3x The trigger source of is disabled.
4	DSX34	TC3 Trigger source selection control enable 4 Bit. When setDSX34 Bit is"1"External interrupt 1 As a comparison signal waveform for turning off the output  OC3x The trigger source of is enabled. whenDOC3x Bit is"1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC3x Waveform output. When setDSX34 Bit is"0"External interrupt 1  As a comparison signal waveform for turning off the output  OC3x The trigger source of is disabled.
3:2	-	Reserved.
1	DSX31	TC3 Trigger source selection control enable 1 Bit. When setDSX31 Bit is"1"When, analog comparator 1 As a comparison signal waveform for turning off the output  OC3x The trigger source of is enabled. whenDOC3x Bit is"1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC3x Waveform output. When setDSX31 Bit is"0"When, analog comparator 1 As a comparison signal waveform for turning off the output  OC3x The trigger source of is disabled.
0	DSX30	TC3 Trigger source selection control enable 0 Bit. When setDSX30 Bit is"1"When, analog comparator 0 As a comparison signal waveform for turning off the output  OC3x The trigger source of is enabled. whenDOC3x Bit is"1"When, the rising edge of the interrupt flag register bit of the selected trigger source will be automatically turned off OC3x Waveform output. When setDSX30 Bit is"0"When, analog comparator 0 As a comparison signal waveform for turning off the output  OC3x The trigger source of is disabled.

The following table shows the selection and control of the trigger source of the waveform output.

shut down OC3x Trigger source selection control of waveform output

DOC3x	DSX3n=1	Trigger source	description					
0	-	-	DOC3x Bit is"0", The trigger source is turned off and the waveform output function is disabled					
1	O Analog comparator 0		ACIF0 The rising edge will turn off OC3x Wave output					
1	1	Analog comparator 1	ACIF1 The rising edge will turn off OC3x Wave output					
1	4	External Interrupt 1	INTF1 The rising edge will turn off OC3x Wave output					
1	5	Pin level change 1	PCIF1 The rising edge will turn off OC3x Wave output					
1	1 6 TC2 overflow		TOV2 The rising edge will turn off OC3x Wave output					
1	7	TC0 overflow	TOV0 The rising edge will turn off OC3x Wave output					

### note:

 $2) DSX3n = 1 \ Means \ TCCR1D \ Register \ n \ Bit \ is \ 1 \ When, each \ register \ bit \ can \ be \ set \ at \ the \ same \ time.$ 

TCNT3L-TC3 Counter register low byte

TCNT3L -TC3 Count value register low byte									
address: 0x	94				Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0	

Name	TCNT3L7	TCNT3L6	TCNT3L5	TCNT3L4	TCNT3L3	TCNT3L2	TCNT3L1	TCNT3L0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	description						
7:0	TCNT3L	and write, Read and Should be read first CPU Correct TCNT3 Th has stopped. This allor writeTCNT3 Equal to o	BL Combined togeth write16The bit reg cTCNT3L. se write operation of th ws initializationTCNT3 r bypassed OCR3x Wr unting when the close	ister requires two op the register will prevent. The value of the regist then the value is set, the	the comparison match with the same as OCR.	r can directly 16 The tTCNT3Should be write the from occurring in the 3x The values of are could be lost, resulting in increases the term of the term	itten firstTCNT3H. r e next timer clock cycle onsistent without caus correct waveforms.	ead16 Bit TCNT3  e, even if the timer  sing interruption. If

# TCNT3H-TC3 Counter register high byte

			<i>TCNT3H</i> -TC3 C	ount value regist	er high byte					
ddress: 0x9	5			Defaults: 0x00						
Bit	7	6	5	4	3	2	1	0		
Name	TCNT3H7	TCNT3H6	TCNT3H5	TCNT3H4	TCNT3H3	TCNT3H2	TCNT3H1	тситзно		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description								
		TCNT3H with TCNT								

# ICR3L-TC3 Capture register low byte

	<i>ICR3L</i> -TC3 Input capture register low byte											
address: 0x9	96				Defaults: 0	<b>k</b> 00						
Bit	7	6	5	4	3	2	1	0				
Name	ICR3L7	ICR3L6	ICR3L5	ICR3L4	ICR3L3	ICR3L2	ICR3L1	ICR3L0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bit	Name	description										
		TC3 Enter the low byte	of the captured value									
7:0	ICR3L	ICR3H with ICR3L C	CR3H with ICR3L Combined together to form 16 Bit ICR3. Read and write16 The bit register requires two operations. write16 Bit									
		ICR3 Should be w	ritten first ICR3H.	read16 Bit ICR3 Sl	nould be read first	ICR3L.						

	When the input capture is triggered, the count value TCNT3 Will update and copy to ICR3 In the register.ICR3 Registers can also be used	
	Defined counted TOP value.	

## ICR3H-TC3 Capture register high byte

ICR3H -TC3 Input capture register high byte											
address: 0x9	97		Defaults: 0	x00							
Bit	7	6	5	4	3	2	1	0			
Name	ICR3H7	ICR3H6	ICR3H5	ICR3H4	ICR3H3	ICR3H2	ICR3H1	ICR3H0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit	Name	description									
7:0	ICRЗН	TC3 Enter the high by ICR3H with ICR3L C ICR3 Should be writ TCNT3 Will update a Defined counted	ombined together to ten first ICR3H. read	o form 16 Bit ICR3. F	be read first ICR3L. '	When the input capt	·				

## OCR3AL-TC3 Output compare register A Low byte

		0	CR3AL -TC3 Outp	out compare reg	ister A Low byte				
address: 0x9	98				Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0	
Name	OCR3AL7	OCR3AL6	OCR3AL5	OCR3AL4	OCR3AL3	OCR3AL2	OCR3AL1	OCR3AL0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Name	description							
7:0	OCR3AL	OCR3AL with OCF  16 Bit OCR3A S  OCR3A Uninterrupt  A waveform is gene  When using PWW  double buffering  minimum count a	Should be writtee edly with the counter- rated on the pin. IMode, OCR3A The r function is prohibit. at all times to preven	ether to form 16 Bit in first OCR3AH. value TCNT3 Compare. egister uses double- ed. Double buffering at asymmetry PWMF	read16 Bit OCR3 Compare match can l buffered registers. J can updateOCR3A	A Should be read to generate out to generate o	d first OCR3AL.  utput compare interru  mode and match cle  hronized with the m	pt, or used toOC3/ ear mode, the naximum or	

## OCR3AH-TC3 Output compare register A High byte

	OCR3AH -TC3 Output compare register A High byte											
address: 0x	99			Defaults: 0	00x00							
D:+	7	6	5	4	3	2	1	0				
Bit	OCR3AH7	OCR3AH6	OCR3AH5	OCR3AH4	OCR3AH3	OCR3AH2	OCR3AH1	OCR3AH0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Bit	Name	description										
7:0	OCR3AH	Output compare	utput compare register A The high byte.									

OCR3AL with OCR3AH Combined together to form 16 Bit OCR3A. Read and write 16 The bit register requires two operations, write

16 Bit OCR3A Should be written first OCR3AH. read16 Bit OCR3A Should be read first OCR3AL.

OCR3A Uninterruptedly with the counter value TCNT3 Compare. Compare match can be used to generate output compare interrupt, or used to OC3A

A waveform is generated on the pin.

When using PWMMode,OCR3A The register uses double-buffered registers. In normal working mode and match clear mode, the double buffering function is prohibited. Double buffering can updateOCR3A The register is synchronized with the maximum or minimum count at all times to prevent asymmetry PWMPulse, eliminating the interference pulse. When using the double buffering function,CPU Visiting is OCR3A Buffer register, when double buffering function is disabled CPU Visiting is OCR3A itself.

### OCR3BL-TC3 Output compare register B Low byte

	OCR3BL -TC3 Output compare register B Low byte											
address: 0x9	9A				Defaults: (	0x00						
Bit	7	6	6 5 4 3 2 1 0									
Name	OCR3BL7	OCR3BL6	OCR3BL6 OCR3BL5 OCR3BL4 OCR3BL3 OCR3BL2 OCR3BL1 OC									
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W									
Bit	Name	description										
7:0	OCR3BL	OCR3BL with OCI  16 Bit OCR3B  OCR3B Uninterru  or used toOC3B /  When using PWM double buffering  minimum count a	Should be writted ptedly with the could waveform is general Mode, OCR3B The refunction is prohibite at all times to preventing is OCR3B Buffe	ether to form 16 Biten first OCR3BH.	read16 Bit OCR3 mpare. Compare m buffered registers. g can updateOCR3B Pulse, eliminating th	BB Should be real attributed to the second of the second o	d first OCR3BL. generate output co	ear mode, the				

### OCR3BH-TC3 Output compare register B High byte

OCR3BH -TC3 Output compare register B High byte								
address: 0x9	ЭВ				Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0
Name	OCR3BH7	OCR3BH6	OCR3BH5	OCR3BH4	OCR3BH3	OCR3BH2	OCR3BH1	OCR3BH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	description						
7:0	OCR3BH	OCR3BL with OC  16 Bit OCR3B  OCR3B Uninterrul  A waveform is get  When using PW  double bufferin	Should be written tedly with the counterpresented on the pin.  MMode,OCR3B The grunding function is prohibited.	n byte. gether to form 16 Bi en first OCR3BH. r value TCNT3 Compar- register uses double ted. Double bufferin	read16 Bit OCR:  e. Compare match can  buffered registers.  g can updateOCR3E	BB Should be read to generate of the used to generate	ad first OCR3BL.  utput compare interru  mode and match cle	pt, or used toOC3B ear mode, the

When using the double buffering function, CPU Visiting is OCR3B Buffer register, when double buffering function is disabled CPU Visiting is	
OCR3B itself.	

## OCR3CL-TC3 Output compare register C Low byte

OCR3CL -TC3 Output compare register C Low byte								
address: 0x9E				Defaults:	0x00			
Bit	7	6	5	4	3	2	1	0
Name	OCR3CL7	OCR3CL6	OCR3CL5	OCR3CL4	OCR3CL3	OCR3CL2	OCR3CL1	OCR3CL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	description						
7:0	OCR3CL	Output compare register C The low byte.  OCR3CL with OCR3CH Combined together to form 16 Bit OCR3C. Read and write 16 The bit register requires two operations. write 16 Bit OCR3C Should be written first OCR3CH. read 16 Bit OCR3C Should be read first OCR3CL.  OCR3C Uninterruptedly with the counter value TCNT3 Compare. Compare match can be used to generate output compare interrupt, or used to OC3C. waveform is generated on the pin.  When using PWMMode, OCR3C The register uses double-buffered registers. In normal working mode and match clear mode, the double buffering function is prohibited. Double buffering can update OCR3C The register is synchronized with the maximum or minimum count at all times to prevent asymmetry PWMPulse, eliminating the interference pulse. When using the double buffering						

# OCR3CH-TC3 Output compare register C High byte

OCR3CH-TC3 Output compare register C High byte								
address: 0x	address: 0x9F Defaults: 0x00							
Bit	7	6	6 5 4 3 2 1 0				0	
Name	OCR3CH7	OCR3CH6	OCR3CH5	OCR3CH4	OCR3CH3	OCR3CH2	OCR3CH1	OCR3CH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	description				·		
7:0	OCR3CH							

# DTR3L-TC3 Dead time register low byte

<i>DTR3L</i> -TC3 Dead time regist	er low byte
address: 0x9C	Defaults: 0x00

Bit	7	6	5	4	3	2	1	0
Name	DTR3L7	DTR3L6	DTR3L5	DTR3L4	DTR3L3	DTR3L2	DTR3L1	DTR3L0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	description						
7:0	DTR3L	The low byte of the dead time register.  when DTEN3 When the bit is high,OC3A with OC3B Is complementary output,OC3A The dead time inserted on the output is determined by DTR3L  It is determined by a count clock.						

## DTR3H-TC3 Dead time register high byte

	<i>DTR3H -</i> TC3 Dead time register high byte							
address: 0x	9D	Defaults:	Defaults: 0x00					
Bit	7	6	5	4	3	2	1	0
Name	DTR3H7	DTR3H6	DTR3H5	DTR3H4	DTR3H3	DTR3H2	DTR3H1	DTR3H0
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W					
Bit	Name	description						
		Dead time reg	gister high byte.					
7:0	DTR3H	when DTEN3 When the bit is high, OC3A with OC3B Is complementary output, OC3B The dead time inserted on the output is determined by DTR3H					ermined by DTR3H	
		It is determined by a	count clock.					

### TIMSK3-TC3 Interrupt mask register

			TIMSK3 – TO	3 Interrupt m	ask register				
address: 0x7	1				Defaults	Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0	
Name	-	-	- ICIE3 - OCIE3C OCIE3B OCIE3A TO						
R/W	-	-	- R/W - R/W R/W R/W R/W						
Bit	Name				description				
7:6	-	Reserved.							
5	ICIE3	TC3 Input capture interrupt enable control bit.  when ICIE3 Bit is"1"Time, and the global interrupt is set,TC3 The input capture interrupt is enabled. When the input capture is triggered, that isTIFR3 of ICF3 The flag is set and an interrupt occurs. whenICIE3 Bit is"0"Time,TC3 The input capture interrupt is disabled. Reserved.							
4	-								
3	OCIE3C	interrupt is enable When TIFR3 in O	d. When a comparison	n match occurs is set, an interrupt	CIE3C Bit is"1", And th is generated. when errupt is disabled.		et,TC3 Output compari	son C Match	
2	OCIE3B	Bit is*0°Time,TC3 Output comparison C The match interrupt is disabled.  TC3 Output comparison B Match interrupt enable bit. whenOCIE3B Bit is*1*, And the global interrupt is set,TC3 Output comparison B Match interrupt is enabled. When a comparison match occurs, that isTIFR3 in OCF3B When the bit is set, an interrupt is generated. whenOCIE3B Bit is*0° Time,TC3 Output comparison B The match interrupt is disabled.							
1	OCIE3A		rison A Match interru d. When a comparisor		CIE3A Bit is"1", And th	e global interrupt is se	et,TC3 Output compari	son A Match	

		When TIFR3 in OCF3A When the bit is set, an interrupt is generated. When the match OCIE3A Bit is"0"Time,TC3 Output comparison A
		interrupt is disabled.
		TC3 Overflow interrupt enable bit.
0	TOIE3	when TOIE3 Bit is"1", And the global interrupt is set,TC3 The overflow interrupt is enabled. whenTC3 Overflow occurs, i.e. TIFR3 middle TOV3 When
		the bit is set, an interrupt is generated. when TOIE3 Bit is "0" Time, TC3 Overflow interrupts are disabled.

## TIFR3-TC3 Interrupt flag register


			TIFR3 - TC3 Int	errupt flag reg	jister			
address: 0x	<b>k</b> 38				Defaults: 0	x00		
Bit	7	6	5	4	3	2	1	0
Name	-	- ICF3 OCF3B O				OCF3A	TOV3	
R/W	-	- R/W R/W				R/W	R/W	R/W
Bit	Name				description			
7:6	-	Reserved.						
5	ICF3	Input capture flag.  When an input capture event occurs,ICF3 The flag is set. whenICR3 Used for counting TOP Value, and the count value reaches TOP Value,ICF3 The flag is set. IfICIE1 for "1" And the global interrupt flag is set, an input capture interrupt will be generated.ICF3 The flag bit will not be cleared automatically, it needs software to ICF3 Bit write "1" Cleared.						
4	-	Reserved.	Reserved.					
3	OCF3C	Output comparison C Match flag bit.  when TCNT3 equal OCR3C When, the comparison unit gives a match signal and sets the comparison flag OCF3C. If the output compare interrupt is enabled at this timeOCIE3C for"1"And the global interrupt flag is set, an output compare interrupt will be generated.OCF3 The flag will not be cleared automatically, software is required OCF3C Bit write"1"Clear this bit.						
2	OCF3B	when TCNT3 equ	rison B Match flag bit.  Ial OCR3B When, the comp  pt is enabled at this timeO  B The flag bit will not be cl	CIE3B for"1"And th	e global interrupt fl	ag is set, an output	compare interrupt v	•
1	ОСҒЗА	generated.OCF3B The flag bit will not be cleared automatically, it needs software to OCF3B Bit write"1"Cleared.  Output comparison A Match flag bit.  when TCNT3 equal OCR3A When, the comparison unit gives a match signal and sets the comparison flag OCF3A. If the output compare interrupt is enabled at this timeOCIE3A for"1"And the global interrupt flag is set, an output compare interrupt will be generated.OCF3A The flag bit will not be cleared automatically, it needs software to OCF3A Bit write"1"Cleared.						
0	TOV3	And the global inte	lag.  Iter overflows, the overflowing that is set, an overflowing the set of	nterrupt will be gene	rated.	·	at this timeTOIE3	for"1"

#### Synchronous Serial Peripheral Interface (SPI)

- Z Full duplex, three-wire synchronous data transmission
- Z Master or slave operation
- Z Lowest bit or highest bit is transmitted first
- Z 7 Programmable bit rate
- Z Send end interrupt flag
- Z Write conflict flag protection mechanism
- Z Can wake up from idle mode
- Z Double speed mode when the host is operating
- Z Support host two-wire input mode
- Z Both input and output 4 Buffer register

#### Summary

SPI It mainly includes three parts: clock prescaler, clock detector, slave select detector, transmitter and receiver Device.



SPI Structure chart

The control and status registers are shared by these three parts. The clock prescaler only works in the host operating mode, and the frequency division coefficient is selected by the bit rate control bit to generate the corresponding frequency division clock and output to SPCK Pin on. The clock detector only works in the slave operation mode. SPCK The input clock edge on the pin, according to SPI In the data transfer mode, shift operations are performed on the transmit and receive shift registers. Slave selection detector to slave selection signal SPSS To test and get

The status of the transmission controls the operation of the transmitter and receiver. The transmitter consists of a shift register and transmission control logic. The receiver consists of a shift register, four receiving buffers and receiving control logic.

#### Clock generation

The clock generation logic is divided into a master clock prescaler and a slave clock detector, which work in the master operation and slave operation modes respectively. The clock prescaler selects the frequency division coefficient by the bit rate control bit and the double speed control bit, and generates the corresponding frequency division clock (total7 An optional frequency division coefficient, see the register description for details), output to SPCK The pins provide a clock for communication, and at the same time provide a shift clock for the internal transmit and receive shift registers. Clock detector to input clockSPCK Perform edge detection, according to SPI The data transmission mode shifts the transmitter and receiver. To ensure the correct sampling of the clock signal, SPCK The width of the clock's high level and low level must be greater than 2 System clock cycles.

#### Send and receive

SPI The module supports simultaneous transmission and reception in single-wire mode, and only supports dual-wire reception from the host in dual-wire mode

#### Single wire transmission and reception

SPI The master will need to communicate with the slave selection signal SPSS Pull down to start a transmission process. The master and slave prepare the data to be transmitted, and the master is in the clock signal SPCK To generate clock pulses to exchange data, the data from the host MOSI Move out from MISO Move in, the data from the slave MISO Move out from MOSI Move in, the host will be pulled up after the data is exchanged SPSS The signal can complete the communication.

When configured as a host, SPI Module does not control SPSS Pins must be handled by user software. Software pull downSPSS Pin, select the slave to be communicated, and start the transmission. The software writes the data that needs to be transmittedSPDR The register will start the clock generator, the hardware will generate the communication clock, and the 8 The bit data is shifted out to the slave, and the data of the slave is shifted in at the same time. After shifting one byte of data, stop the clock generator and set the transmission complete flagSPIF. The software can write data to SPDR Register to continue to transmit the next byte, or it can be pulled high SPSS Signal to end the current transmission. The last incoming data will be stored in the receive buffer.

When configured as a slave, as long as SPSS The signal is always high,SPI The module will stay asleep and keep MISO The pins are tristated. Software can be updated at this timeSPDR The contents of the register. Even nowSPCK There is an input clock pulse on the pin,
SPDR Data will not be removed until SPSS The signal is pulled low. When one byte of data transmission is completed, the hardware sets
the transmission complete flagSPIF. At this time, the software can continue to go toSPDR The register writes data, and the last incoming
data will be stored in the receive buffer.

SPI The module has only four buffers in the sending direction and four buffers in the receiving direction. When sending data, when the sending buffer is not full (that is, the sending buffer full flag bitWRFULL Bit is low), you can SPDR The register is written. When receiving data, when the receiving buffer is in a non-empty state (that is, the receiving buffer empty flag bitRDEMPT Bit is low), you can access SPDR The register reads the characters that have been received.

### Host two-wire reception

SPI The two-wire mode of the module is only valid in the host operating mode, and the difference from the single-wire mode isMOSI with MISO Are used for the host to receive data, each SPCK Simultaneous clock pulse reception 2 Bits of data (MISO Online data is in

before,MOSI The data on the line is behind), after receiving two bytes of data, the hardware sets the transmission completion flag SPIF, The data is saved in the receive buffer and shift register. At this time the software must readSPDR Register twice to get the two bytes of data received. It should be noted that although the host does not send data to the slave in the two-wire mode, the software still needs to send data to theSPDR Register write data to start the clock generator to generate communication clock, write once SPDR The register can receive two bytes of data.


#### Data pattern

In single-wire mode, relative to serial data, SPI Have 4 Species SPCK The combination of phase and polarity is determined by CPHA with CPOL To control, as shown in the following table.

CPHA with CPOL Select data transfer mode


CPOL	СРНА	Starting edge	End edge	SPI mode
0	0	Sampling (rising edge)	Setting (falling edge)	0
0	1	Setting (rising edge)	Sampling (falling edge)	1
1	0	Sampling (falling edge)	Setting (rising edge)	2
1	1	Setting (falling edge)	Sampling (rising edge)	3

when CPHA = 0 The clock edge of data sampling and setting is shown in the figure below:



CPHA for"0"Time SPI Data transfer mode


when  $\ensuremath{\mathsf{CPHA}}$  = 1 The clock edge of data sampling and setting is shown in the figure below:



#### CPHA for"1"Time SPI Data transfer mode

In two-line mode, MISO with MISO Both are used as the input of the host, and the time of data sampling is still determined by the data transmission mode.

The way is shown in the figure below:



Host mode DUALfor"1"Time SPI Data sampling mode

### SPSS Pin function

When configured as a slave, the slave selects the signal SPSS The pin is always used as an input. when SPSS When the pin remains low, SPI The interface is activated, MISO Pin becomes output pin (software carries out corresponding port configurable) or pins are inputs. when SPSS When the pin remains high, SPI The module is reset and no longer receives data. SPSS The pin is very useful for data packet/byte synchronization, which can synchronize the bit counter of the slave and the clock generator of the master. when SPSS When pulled up, SPI The slave resets the receiving and sending logic immediately, and discards the incomplete data in the shift register.

When configured as a host, the user software can decide SPSS The direction of the pin. IfSPSS Configured as an output, it can be used to drive the slave SPSS Pin. IfSPSS It is configured as an input and must be kept high to ensure the normal operation of the host. When configured as a host and SPSS Pin is input, external circuit pulls low SPSS Pin, SPI The module will think that another master chooses itself as a slave and starts to transmit data. In order to prevent bus conflicts,

SPI The module will perform the following actions:

- 1. Clear at SPCR Register MSTR Bit, converted to slave, thus MOSI with SPCK Become input
- 2. Set at SPSR Register SPIF Bit, generated if the interrupt is enabled SPI Interrupted. Therefore, use interrupt mode processingSPI Host data transfer, and there is SPSS When the possibility of being pulled down, the interrupt service routine should check MSTR Whether the bit is"1". If it is cleared, the software must set it to re-enable itSPI Host mode.

### SPI initialization

Before communicating SPI Initialize. The initialization process usually includes the selection of the operation of the host and the slave, the setting of the data transmission mode, the selection of the bit rate, and the direction control of each pin. Among them, the pin side under the operation of the master and slave.

The control of each direction is different, as shown in the following table:

Pin direction control

Pin	Orientation in host mode	Orientation in slave mode
MOSI	User software definition	enter
MISO	enter	User software definition
SPCK	User software definition	enter
SPSS	User software definition	enter

#### SPI Host initialization

SPI The initialization process of the host mode is as follows:

- 1. Position MSTR Bit, set the bit rate selection control bit, data transmission mode, data transmission sequence, interrupt enable or not, and dualwire enable or not;
- 2. Set up MOSI with SPCK Pin is output;
- 3. Position SPE Bit.

In host mode, when you don't want SPI When the module is selected as a slave by another host, it can be set SPSS The pin is an output.

#### SPI Slave initialization

SPI The initialization process of slave mode is as follows:

- 1. Cleared MSTR Bit, set data transmission mode, data transmission sequence, interrupt enable or not;
- 2. Set up MISO Pin is output;
- 3. Position SPE Bit.

#### SPI Interrupt

When one or more of the following events occur, SPI Interrupt flag SPIF Will be set:

- 1. When configured as a host and SPSS Pin is input, external circuit pulls low SPSS Pin
- 2. When the sending buffer status is full, the software continues to SPDR Register write data;
- 3. When the receiving buffer status is full;
- 4. When the data written in the sending buffer has been sent out, the sending buffer status is empty.

when SPIF Bit is set, and SPI Interrupt enable bit SPIE And the global interrupt enable bit are both high, it will generate SPI Interrupted.

After entering the interrupt service routine, the hardware willSPIF Perform clearing. IfSPIF Bit is determined by the above event 1 with 2 To set, SPIF Will be cleared; if SPIF Bit is determined by the above event 3 with 4 To set, SPIF It will not be cleared, because it will still be set when the status of the receive or transmit buffer has not changed SPIF Bit, need to be cleared by software operation at this time.

SPI In the interrupt service routine, the software is cleared SPIF The sequence of bit operations is as follows:

1) Read SPIF The status of the bit, if it is low, it indicates SPIF The bit has been cleared by hardware and does not need to be cleared again by software; if it is high,

Continue the operation;

- 2) Read SPFR Register, if RDFULL Bit is high, indicating that the current receiving buffer status is full, read SPDR Deposit

  The receiver gets the received data, RDFULL The bit will go low and the software can continue to read SPDR The register gets the received data until RDEMPT Bit is high
- 3) Read SPFR Register, if RDFULL Bit is low, andWREMPT The bit is high, indicating that the current receive buffer status is

  Not full, and the sending buffer status is empty, software can read SPDR The register gets the received data until RDEMPT Bit is

  high
- 4) After the software obtains the received data, perform resetting SPIF Bit. becauseSPIF The bit is read-only and cannot be directly SPIF

  Bit is cleared, and needs to be read first SPSR Register, then access SPDR(Read or write SPDR Register) way to
  clear SPIF Bit.

### Register definition

# SPI Register list

register	address	Defaults	description
SPCR	0x4C	0x00	SPI Control register
SPSR	0x4D	0x00	SPI Status register
SPDR	0x4E	0x00	SPI Data register
SDFR	0x39	0x00	SPI Buffer register

# SPCR-SPI Control register

	SPCR – SPI Control register								
addres	ss: 0x4C				1	Defaults: 0x	00		
В	it	7	6	5	4	3	2	1	0
Naı	me	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0
R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name (	description							
7	SPIE	When s		'1"Time,SPI T	rupt is enabled,	is enabled. W it generates SP are disabled.		In the reg	ister SPIF
6	SPE	When s				enabled. Carı bled. Data	y on anySPI	Must be set bei	fore operation
5	DORE	) When set				3 Send it firs			
4	MSTF	When set	the control bit from the slave.  When set MSTR Bit is"1"When, select the host mode.  /hen set MSTR Bit is"0"When, select the slave mode.  In host mode,SPSS When the pin is configured as an input and is pulled low,MSTR Bit will be cleared, bit in SPSR Register SPIF Is set, the user must resetMSTR Enter host mode. Clock						
3	СРО	polari When When	polarity control bit.  When set CPOL Bit is"1"When idle SPCK It is high level.  When setCPOL Bit is"0"When idle SPCK It is low level.						
	0.01		CPOL 0		Starting edge			End edge	
			1		Rising edge			Falling edge	
2	CDLIA	Clock sh	•	hit	Falling edge			Rising edge	
	CPHF		ase control		is set at the -t-	rt adaa dat- :-		and adaa	
						rt edge, data is e start edge, da	·		
			CPHA BIT IS O	when the data i	· ·			ena eage.	
		CPHA Start edge end edge							

		0	sampling	Set up		
		1	Set up	sampling		
1	SPR1	Clock rate selection bit 1.				
		SPR1 with SPR0 Used to choose SPI The clock rate of the transmission. For specific control methods, seeSPCK Table of the				
		relationship with the system clock.				
0	SPR0	Clock rate selection bit 0.				
		SPR1 with SPR0 Used to choose SPI The clock rate of the transmission. For specific control methods, seeSPCK Table of the				
		relationship with the system clock.				

# SPSR-SPI Status register

SPSR – SPI Status register									
addre	address: 0x4D Defaults: 0x00								
Bit	:	7	6	5	4	3	2	1	0
Nan	ne	SPIF	WCOL	-	-	-	DUAL	-	SPI2X
R/V	٧	R	R	R	R	R	R/W	R	R/W
Initia	al	0	0	0	0	0	0	0	0
Bit	Name	descriptio	n						
		SPI	Interrupt fla	g bit.					
			after the end of	the serial tra	nsfer SPIF Log	o, host mode, o	onfiguration S	PSS When the	pin is an
7	SPII		•			his timeSPCR R			
					_	. After entering	•		
			-	ed, or by first	reading SPSR I	Register re-acco	ess SPDR Regis	ster to zero SP	IF Bit. Write
6	WCOI		ilict flag.	ancfor CDD	Dogistor wil	ll be set WCC	N Pi+ WCOL	Pit can be co	nnoctod
0	VVCOI		J		•			bit can be co	milected
5	_		Read first SPSR Register re-access SPDR Register to clear.  Reserved.						
4	-	Rese	erved.						
3	-	Rese	Reserved.						
		Two	-wire mode cor	ntrol bit.					
		Whe	n set DUAL Bit	is"1"When, er	nable SPI Two-	wire transmissi	on mode.		
2	DUAL	When set	DUAL Bit is"0"\	When, prohibit	SPI Two-wire	transmission n	node.		
		Two-	Two-wire transmission mode is only available in SPI Effective in host mode, MISO with MOSI Both are used as host data						
		input	input, and the data transmission method is described in the chapters of host two-wire reception and data mode. Reserved.						
1	-								
		SPI D	ouble speed cont	rol bit.					
0	SPI2	X Whe	n set SPI2X Bit is	"1"Time,SPI Th	e transmission s	speed is doubled	l. When set		
					·	ot doubled. For s			
		cont	rol methods, see	SPCK Table of t	he relationship	with the system	clock.		

The following table is SPCK The relationship with the system clock.  $\label{eq:control_system}$ 

SPI2X	SPR1	SPR0	SPCK Frequency of
0	0	0	f <sub>sys</sub> /4
0	0	1	f <sub>sys/</sub> 16
0	1	0	f <sub>sys</sub> /64
0	1	1	f <sub>sys</sub> /128
1	0	0	f <sub>sys/2</sub>
1	0	1	f <sub>sys/</sub> 8
1	1	0	f <sub>sys/</sub> 32
1	1	1	f <sub>sys</sub> /64

# SPDR – SPI Data register

	SPDR – SPI Data register									
address: 0x4E De						Defaults: (	Defaults: 0x00			
Bit	t	-	7	6	5	4	3	2	1	0
Nan	ne	SPE	DR7	SPDR6	SPDR5	SPDR4	SPDR3	SPDR2	SPDR1	SPDR0
R/V	R/W R/W		W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Na	me				·	description			
			SPI Data sent and received.							
7.0	SPI Send data and receive data sharing SPI Data register SPDR. Write dataSPDR						SPDR			
7:0	That is, write to the transmit data shift register, from SPDR Reading data means reading the receiving data buffer							fer		
			Device							

## SPFR-SPI Buffer register


	SPFR – SPI Buffer register									
addres	ss: 0x39			Defaults: 0x00						
Bi	t 7	6	5	4	3	2	1	0		
Nar	ne RDFU	LI RDEMPT	RDPTR1	RDPTR0	WRFULL	WREMPT	WRPTR1	WRPTR0		
R/\	<b>N</b> R	R/W	R	R	R	R/W	R	R		
Bit	Name	description		'						
7	RDFULL	When the data in the and the interrupt fl. when the data is re  When the data in the not full and data ca  When at the same	Receive buffer full flag bit.  When the data in the receive buffer reaches four bytes,RDFULL The bit is high, indicating that the receive buffer is full, and the interrupt flag bit will be set at the same time. If the software does not read the data in the receive buffer in time, when the data is received again, the receive buffer overflows, and the previous data will be overwritten by the new data.  When the data in the receive buffer is less than four bytes,RDFULL The bit is low, indicating that the receiving buffer is not full and data can still be received.  When at the same time RDEMPT Bit sumWREMPT When the bit is set, the receive and transmit buffer addresses and SPI The shift register pointers will all return to zero,RDFULL Bit is low. Receive buffer empty							
6	RDEMPT	When data is receiv	flag.  When no data is received, RDEMPT The bit is high, indicating that the receive buffer is empty.  When data is received, it will be stored in the receive buffer, RDEMPT The bit is low, indicating that the receive buffer is not empty, at this time MCU Can be accessed via SPDR Register to read the number in the receive buffer							

	I	
		according to. In order to ensure that the received data will not be lost, the software can be used when the receiving buffer is not empty.RDEMPT Read the data in the receive buffer when the bit is low. RightRDEMPT
		Bit set operation (write 1), the receive buffer address will be reset to zero. When at the same timeRDEMPT Bit
		sumWREMPT When the bit is set, the receive and transmit buffer addresses and SPI The shift register
		pointers will all return to zero,RDEMPT Bit is high. The high bit of the receive buffer address.
5	RDPTR1	
		The low bit of the receive buffer address.
4	DDDTDO	Right SPDR When the register is read,MCU The received data will be read from the receiving buffer,
4	RDPTR0	and the address of the receiving buffer will be accumulated.
		Right RDEMPT Bit set operation (write 1), the receive buffer address will be reset to zero.
		Send buffer full flag bit.
		When the data in the transmit buffer reaches four bytes,WRFULL The bit is high, indicating that the transmit
3	WDELLL	buffer is full.
5	WRFULL	When the data in the transmit buffer is less than four bytes,WRFULL The bit is low, indicating that the transmit buffer is
		not full. If you want to increase the transmission speed, the software can set the transmit buffer to a non-full state.
		WRFULL Write data when the bit is low,SPI The controller will send out the data in turn.
		Send buffer empty flag bit.
		When the data written into the sending buffer has been sent,WREMPT Bit is high, indicating that the transmit
		buffer is empty, and the interrupt flag bit will be set at the same time SPIF. RightSPDR After the register is
		written, the sending buffer address will accumulate. When the data written in the sending buffer is not all
2	WREMPT	sent, there is at least one byte of data in the receiving buffer.
		WREMPT The bit is low, indicating that the transmit buffer is not empty.
		RightWREMPT Bit set operation (write 1), the send buffer address will be reset to zero. When at the same time
		RDEMPT Bit sumWREMPT When the bit is set, the receive and transmit buffer addresses and SPI The shift
		register pointers will all return to zero,WREMPT Bit is high. The high bit of the send buffer address.
1	WRPTR1	
		The low bit of the transmit buffer address.
	MDDTDO	Right SPDR When the register is written, SPDR The data in will be written into the sending buffer, and
0	WRPTR0	the sending buffer address will be accumulated.
		RightWREMPT Bit set operation (write 1), the send buffer address will be reset to zero.

# **USARTO-** Universal synchronous/asynchronous serial transceiver

- Z Full-duplex operation (independent serial receive and transmit registers)
- Z Asynchronous or synchronous operation
- Z Master or slave operation
- Z High-precision baud rate generator
- Z stand by 5,6,7,8,or 9 Data bit sum 1,or 2 Parity generation and check
- Z mechanism supported by hardware of one stop bit
- Z Data overspeed detection
- Z Frame error detection
- Z Noise filtering, including error start bit detection and digital low-pass filter three independent interrupts: send
- Z end interrupt, send data register empty interrupt and receive end interrupt
- Z Multi-processor communication mode
- Z Double-speed asynchronous communication mode

#### Summary



USART Structure chart

USART It mainly includes three parts: clock generator, transmitter and receiver. The control and status registers are shared by these three parts. The clock generator is composed of the baud rate generator and the synchronization logic of the external input clock in the synchronous slave operation mode.

XCK The pin is only used in synchronous transfer mode. The transmitter includes a write data buffer, serial shift register, parity generator, and control logic needed to process different frame formats. The write data buffer allows data to be sent continuously without introducing delay between data frames. The receiver has a clock and data recovery unit for asynchronous data reception. In addition to the recovery unit, the receiver also includes parity, control logic, serial shift registers and a two-stage receive buffer UDR. The receiver supports the same frame format as the transmitter, and can detect frame errors, data overspeed and parity errors.

#### Clock generation

The clock generation logic generates basic clocks for the transmitter and receiver. USART stand by 4 Clocks in two modes: normal asynchronous mode, double-speed asynchronous mode, master synchronous mode, and slave synchronous mode. USCRC of UMSEL Bits are used to select synchronous or asynchronous mode. USCRA of UZX Bit controls the double-speed enable in asynchronous mode. Only valid in synchronous modeXCK The data direction register of the pin (and IO Multiplexing) determines whether the clock source is generated internally (master mode) or externally (slave mode).

#### Baud rate generator

Baud rate register UBRR And the descending counter are connected together as USART Programmable prescaler or baud rate generator. The descending counter works on the system clock (f<sub>595</sub>)Down, when it counts to zero or UBRRL When the register is written, it will be automatically loaded UBRR The value of the register. When the count reaches zero, a clock is generated, which is used as the output clock of the baud rate generator, and the frequency isf<sub>5951</sub>(UBRR+1).

The following table shows the calculated baud rate (bits per second) and UBRR Value formula.

Operating mode	Baud rate calculation formula (1)	UBRR Value calculation formula
Asynchronous normal mode	BAUD = f <sub>sys/</sub> (16*(UBRR+1))	UBRR = $f_{sys/(16*BAUD)-1}$
Asynchronous double speed mode	BAUD = f <sub>sys/</sub> (8*(UBRR+1))	UBRR = f <sub>sys/(</sub> 8*BAUD)-1
Synchronous host mode	BAUD = $f_{sys}/(2*(UBRR+1))$	UBRR = f <sub>sys/(</sub> 2*BAUD)-1

### Description:

- 1. The baud rate is defined as the bit transmission speed per second (bps);
- 2. BUAD Is the baud rate, fsysIs the system clock, UBRR Baud rate register UBRRH with UBRRL The combined value of.

### Double speed working mode

By setting UCSRA Register U2X The bit can double the transmission rate. This bit is only valid in asynchronous working mode. Set this bit to "0".

Setting this bit will halve the frequency division value of the baud rate divider, effectively doubling the transmission rate of asynchronous communication. In this case, the receiver only uses half the number of samples to sample and clock the data, so a more accurate baud rate setting and system clock are required. The transmitter is unchanged.

### External clock

The synchronous slave operation mode is driven by an external clock. The external clock is sent by the transmitter after passing through the synchronization register and the edge detector

And the receiver, this process will introduce a delay of two system clocks, so the external XCK The maximum clock frequency of is limited by the following formula:


## fxck < fsys/4

pay attention fsys It is determined by the stability of the system clock. In order to prevent data loss due to frequency drift, it is recommended to reserve sufficient margin.


#### Synchronous clock operation

In synchronous mode, XCK The pins are used for clock input (slave mode) or clock output (master mode). The basic law of the relationship between the edge of the clock and data sampling and data change is: to the data input terminal (RxD) The clock edge used for sampling is opposite to the clock edge used for data output changes.

## UCPOL = 1



#### UCPOL = 0



Synchronous mode XCK Timing

As shown in the figure above, when UCPOL Value is"1"When XCK The falling edge of changes the data output, at XCK Data sampling on the rising edge of UCPOL Value is"0"When XCK The rising edge of changes the data output, at XCK Data sampling is performed on the falling edge of.

#### Frame format

A serial data frame is composed of data words plus synchronization bits (start bit and stop bit) and parity bits for error correction.

USART Accept the following 30 A combined data frame format:

- ?? 1 Start bit
- ?? 5,6,7,8 or 9 No parity bit, odd parity bit or
- ?? even parity bit for each data bit
- ?? 1 or 2 Stop bits

The data frame starts with the start bit, followed by the lowest bit of the data word, followed by other data bits, and ends with the highest bit of the data word, at most successfully transmitted 9 Bit data. If the check is enabled, the check bit will follow the data word, and finally the stop bit. After a complete data frame is transmitted, the next new data frame can be transmitted immediately, or the transmission line can be in an idle (high level) state. The following figure shows a possible data frame structure, and the bits in square brackets are optional.



USART Frame structure diagram

Description

1)IDLE Communication line (RxD or TxD) There is no data transmission, it must be high when the line is idle

2)St Start bit, always low

3)0-8 Data bit

4)P Parity, odd or even parity

5)Sp The stop bit is always high. The structure of the data frame is determined by UCSRB with UCSRC In the register UCSZ[2:0],UPM[1:0] with USBS set up. The same settings are used for receiving and sending. Any changes to the settings may disrupt the ongoing data transfer. among them,UCSZ[2:0]Determine the number of data bits in the data frame,UPM[1:0]Used to enable and determine the type of verification,USBS Set the frame to have one or two end bits. The receiver ignores the second stop bit, so the frame error is only in the first stop bit\*0°Was detected.

Check digit calculation

The calculation of the check digit is to perform an exclusive OR operation on each bit of the data. If odd parity is selected, the XOR result needs to be inverted. The relationship between the check bit and the data bit is as follows:

 $P_{\text{even}} = d_{n-1} \oplus ... \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 0 P$   $odd = d_{n-1} \oplus ... \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 1$ 

Description:

1)Peven Even parity result 2)Podd Odd check result 3)dn First n Data bits

#### **USART** initialization

Before communicating USART Initialize. The initialization process usually includes the setting of the baud rate, the setting of the frame structure, and enabling the receiver or transmitter as needed. For interrupt drivenUSART Operation, the global interrupt flag must be cleared and prohibited during initialization USART All interrupts.

When performing re-initialization, such as changing the baud rate or frame structure, it must be ensured that no data is transmitted.TXC The flag bit can be used to detect whether the transmitter has completed all transmissions,RXC The flag bit can be used to detect whether there is still data in the receive buffer that has not been read. in caseTXC The flag bit is used for this purpose, before each data transmission (write UDR Before register) must be cleared TXC Flag bit.

Transmitter

Position UCSRB Register TXEN Bit will enable USART The data is sent. After enablingTxD Pin common IO Function is USART The function is replaced and becomes the serial output of the transmitter. Before sending data, set the baud rate, working mode and frame format. If using synchronous transmission mode, apply toXCK The clock signal on the pin is the clock for data transmission.

# send 5 To 8 Frame of data

Load the data to be sent into the sending buffer to start data sending.CPU By writing UDR Register to load data. When the sending shift register can send a new frame of data, the data in the buffer will be transferred to the shift register. When the shift register is in an idle state (no data transmission is in progress), or the last stop bit of the previous frame of data has been sent, it will load new data. Once the shift register is loaded with new data, it will be transferred according to the established settings

Lose a complete frame.

#### send 9 Frame of bit data

If send 9 For the frame of bit data, the first 9 Bit write register UCSRB of TXB8 Bit and then lower 8 Write bit data to send data register UDR. First 9 Bit data is used to represent address frames in multi-machine communication, and can be used for protocol processing in synchronous communication.

# Send parity bit

The parity check generating circuit generates the corresponding check bit for the serial data frame. When the check bit is enabled (UPM1 = 1), the transmission control logic circuit will insert a parity bit between the last bit of the data word and the first stop bit.

#### Send flag bit and interrupt handling

USART The transmitter has two flag bits:USART Data register empty flag UDRE And end of transmission flag TXC, Both flags can generate interrupts.

Data register empty flag UDRE It is used to indicate whether the sending buffer can write a new data. This bit is set when the transmit buffer is empty"1", Set when full"0". when UDRE Bit is "1"Time, CPU Data register UDR Write new data, but not vice versa.

when UCSRB Data register empty interrupt enable bit in the register UDRIE for "1"When, as long as UDRE Is set (and the global interrupt is enabled), produce USARTData register empty interrupt request. Pair register UDRPerforming a write operation will clear UDRE. When using interrupt mode to transmit data, a new data must be written in the data register empty interrupt service routine. UDR To clear UDRE, Or disable the data register null interrupt. Otherwise, once the interrupt service routine ends, a new interrupt will be generated again.

When the entire data frame is moved out of the transmission shift register and there is no new data in the transmission register, the transmission end flag TXC Will be set. when UCSRB End of transmission interrupt enable bit on TXCIE(And global interrupt enable) set"1"When TXC The flag is set, USART The transmission end interrupt will be executed. Once in the interrupt service routine, TXC The flag bit is automatically cleared, CPU You can also write to this bit"1"Come to zero.

## Disable transmitter

when TXEN After clearing, the transmitter can be truly disabled only after all the data has been sent, that is, there is no data to be transmitted in the transmission shift register and the transmission buffer register. After the transmitter is disabled,TxD The pin resumes its general purpose IO Features.

#### receiver

Position UCSRB The receive enable bit of the register (RXEN) To start USART receiver. After enablingRxD Pin common IO Function is USART The function is replaced and becomes the serial input port of the receiver. Before data reception, the baud rate, operation mode and frame format must be set first. If you use synchronous reception mode, XCK The clock on the pin is used as the transmission clock.

## receive 5 To 8 Frame of bit data

Once the receiver detects a valid start bit, it begins to receive data. Each bit of data after the start bit will be at the set baud rate orXCK Clock to receive, until the first stop bit of a frame of data is received, the second stop bit will be

The receiver ignores it. Each bit of data received is sent to the receiving shift register. After receiving the first stop bit, the receiver sets the bit at UCSRA Register's receive data completion flag RXC Bit and transfer the complete data frame in the shift register to the receive buffer, CPU By reading UDR The register can get the received data.

#### receive 9 Frame of bit data

If set 9 Data frame of bit data, in the slave UDR Read low 8 The register must be read before bit data UCSRB of RXB8 To get the first 9 Bit data. This rule also applies to status flagsFE,DOR as well as PE. ReadUDR The storage unit will change the state of the receiving buffer, thereby changing the same stored in the buffer TXB8,FE,DOR and PE Bit.

#### Receive end flag and interrupt processing

USART The receiver has a flag bit: receiving end flag RXC, Used to indicate whether there is unread data in the receiving buffer. When there is unread data in the receiving buffer, this bit is "1", And vice versa "0". If the receiver is disabled, the receive buffer will be refreshed, RXC It will also be cleared.

Position UCSRB End of reception interrupt enable bit RXCIE After, as long as RXC The flag is set (and the global interrupt is enabled), it will generate USART The reception ends interrupt. When using the interrupt mode for data reception, the interrupt service program must start from UDR Read data to clear RXC Flag, otherwise as long as the interrupt handler ends, a new interrupt will be generated.

## Receive error flag

USART The receiver has three error flags: frame error FE, Data overflow DOR Parity error PE. They are all located UCSRA register. The error flag is stored in the receive buffer together with the data frame. All error flags cannot generate interrupts.

Frame error flag FE Indicates the state of the first stop bit of the next readable frame stored in the receive buffer. Stop bit is correct (value is"1" )then FE Marked as"0", otherwise FE Marked as"1". This flag can be used to detect synchronization loss, transmission interruption, and can also be used for protocol processing.

Data overflow flag DOR Indicates that data was lost due to the full receiving buffer. When the receiving buffer is full and there is data in the receiving shift register, if a new start bit is detected at this time, data overflow occurs.DOR The flag is set to indicate that the last read UDR And the next read UDR One or more data frames were lost in between. When the data frame is successfully transferred from the shift register to the receive buffer,DOR The flag is cleared. Parity error flagPE Indicates that the next frame of data in the receive buffer has a parity error during reception. If parity check is not enabled,PE It is cleared.

## Parity checker

Set the parity mode bit UPM1 The parity checker will be activated. The mode of parity (even parity or odd parity) is determined by UPM0 Decided. After the parity check is enabled, the checker will calculate the parity of the input data and compare the result with the parity of the data frame. The check result will be stored in the receive buffer along with the data and stop bits. CPU By reading PE Bit to check whether there is a parity error in the received frame. If the next data read from the receive buffer has a parity error and the parity check is enabled, then UPE Is set, has been valid until the receive buffer UDR Is read.

#### Disable receiver

Compared with the transmitter, the receiver is prohibited from acting immediately. The data being received will be lost. Disable the receiver (RXEN After clearing), the receiver will no longer be occupied RxD Pin, the receive buffer will also be refreshed.

#### Asynchronous data reception

USART There is a clock recovery unit and data recovery unit to handle asynchronous data reception. Clock recovery logic is used to synchronize slave

RxD The asynchronous serial data input by the pin and the internal baud rate clock. The data recovery logic is used to collect data and filter each bit of data input through a low-pass filter, thereby improving the anti-interference performance of the receiver. The working range of asynchronous reception depends on the accuracy of the internal baud rate clock, the frame input rate and the number of data bits contained in a frame.

#### Asynchronous working range

The receiver's operating range depends on the degree of mismatch between the received data rate and the internal baud rate. If the transmitter transmits data at a bit rate that is too fast or too slow, or the baud rate generated inside the receiver does not have the same frequency, then the receiver cannot synchronize with the start bit. In order to ensure that the receiver does not miss the sampling of the start bit of the next frame, the data input rate and the internal receiver baud rate cannot be too different, and the ratio between them is used to describe the error range of the baud rate. The following two tables respectively give the maximum allowable baud rate error range in normal mode and double speed mode.

Maximum receiver baud rate error range in normal mode

Data bit + parity bit length and	Maximum error range (%)	Recommended error range (%)
5	+ 6.7/-6.8	±3.0
6	+ 5.8/-5.9	±2.5
7	+ 5.1/-5.2	±2.0
8	+ 4.6/-4.5	±3.0
9	+ 4.1/-4.2	±1.5
10	+ 3.8/-3.8	±1.5

Maximum receiver baud rate error range in double speed mode

Data bit + parity bit length and	Maximum error range (%) Recommended error range (%)
5	+ 5.7/-5.9 ±2.5
6	+ 4.9/-5.1 ±2.0
7	+ 4.4/-4.5 ±1.5
8	+ 3.9/-4.0 ±1.5
9	+ 3.5/-3.6 ±1.0
10	+ 3.2/-3.3 ±1.0

It can be seen from the table that the baud rate allows a larger range of changes in the normal mode. The above recommended baud rate error range is based on the assumption that the receiver and transmitter have equal contributions to the maximum total error. There are two possible reasons for the receiver baud rate error. First of all, the stability of the receiver system clock is related to the operating voltage and temperature. Generally, this problem does not occur when the crystal oscillator is used to generate the system clock, but when the internal oscillator is used, the system clock may be deviated. The second reason is that the baud rate generator may not be able to get the baud rate just desired by dividing the system clock. You can adjust UBRR The value of makes the error as low as acceptable.

## Baud rate setting and introducing errors

For standard crystal and resonator frequencies, the actual communication baud rate in asynchronous mode can be obtained by the baud rate calculation formula, and the error between it and the common communication baud rate can be calculated by the following formula:

## Error[%] = (Baudreal/Baud - 1)\*100%

among them,Baud Is the commonly used communication baud rate,Baud<sub>real</sub>In order to calculate the baud rate by the calculation formula, enter the baud rate calculation formula to get the baud rate error and the system clock f<sub>595</sub>And baud rate register UBRR The relationship between the values is as follows: Normal mode:

$$Error[\%] = (f_{sys/(16*(UBRR+1))}/Baud - 1)*100\%$$

Double speed mode:

# $Error[\%] = (f_{sys/(8*(UBRR+1))}/Baud - 1)*100\%$

When the clock error on both sides of the communication is not considered, that is, the system clock f<sub>5y5</sub> When it is a standard clock, the baud rate error can be obtained UBRR. The relationship between values. The following table is 16MHz Different under system clock UBRR The baud rate error under the value setting.

16MHz Settings under the system clock UBRR Value error

Baud rate	f <sub>sys</sub> = 16.000MHz								
	Normal mod	le (U2X = 0)	Double speed mo	ode (U2X = 1)					
(bps)	UBRR	error	UBRR	error					
2400	416	-0.1%	832 0.0%						
4800	207	0.2%	416-0.1%						
9600	103	0.2%	207 0.2%						
14.4K	68	0.6%	138-0.1%						
19.2K	51	0.2%	103 0.2%						
28.8K	34	-0.8%	68 0.6%						
38.4K	25	2.1%	34-0.8%						
57.6K	16	0.2%	51 0.2%						
76.8K	12	0.2%	25 0.2%						
115.2K	8	-3.5%	16 2.1%						
230.4K	3	8.5%	8-3.5%						
250K	3	0%	70%						
0.5M	1	0%	30%						
1M	0	0%	1 0%						

#### Multi-processor communication mode

PositionUCSRAMulti-processor communication mode (MPCM) Bit can be rightUSART

The data frames received by the receiver are filtered.

Those frames without address information will be ignored and will not be stored in the receive buffer. In a multi-processor system, each processor communicates through the same serial bus. This filtering effectively reduces the needCPU The number of data frames processed.

MPCMThe setting of the bit does not affect the work of the transmitter, but in a multi-processor communication system, its use will be different.

If the length of the data frame received by the receiver is 5 To 8 Bit, then the first stop bit will be used to indicate whether the current frame contains data or address information. If the length of the data frame received by the receiver is 9 Position, then by the first 9 Bit to determine whether it is data or address information. If the frame type flag is "1", Then this is an address frame, otherwise it is a data frame.

In the multi-processor communication mode, multiple slave processors are allowed to receive data from one master processor. First, determine which slave processor is addressed by decoding the address frame. The addressed slave processor will normally receive subsequent data, while other slave processors will ignore these data frames until the next address frame is received.

For a processor as a host, it can use 9 Bit data frame format, and use the first 9 Bit data to identify the frame format. In this communication mode, the slave processor must also work in 9 Bit data frame format. The following are the steps for data exchange in multi-processor communication mode:

- 1. All slave processors work in multi-processor communication mode (setMPCM);
- 2. The master processor sends an address frame, and all slave processors receive this frame. Slave processor UCSRA Register RXC Bit Normally set;
- 3. Every slave readsUDR The contents of the register, decode the address frame to determine whether it is selected. If selected, Clear UCSRA Register MPCMBit, unchecked, keep MPCMfor"1"And wait for the arrival of the next address frame;
- 4. The addressed slave processor receives all data frames until a new address frame is received. Unaddressed slave

  The processor ignores these data frames;
- 5. Set after the addressed slave processor receives the last data frameMPCMBit and wait for the next address frame arrival. Then repeat from the second step.

use 5 To 8 The frame format of bit data is possible, but it is impractical because the receiver must be using n with n+1 Switch between frame formats. Since the receiver and transmitter use the same character length setting, this setting makes full-duplex operation difficult. If using 5 To 8 For the frame format of bit data, the transmitter should set two stop bits, of which the first stop bit is used to determine the frame type.

## Register definition

UCSRA – USART Control and status registers A

	<i>UCSRA</i> – USART Control and status registers A										
addres	address: 0xC0 Defaults: 0x20										
Bit		7		6	5	4	3 2	2		1	0
Nam	ne	RX	C	TXC	UDRE	FE	DOI	R PE	L	J2X	MPME
R/W	/	R		R/W	R	R	RF	2	R	/W	R/W
Bit	Na	ame des	criptio	n							
7	I	RXC	wher Wher	Receive end flag bit.  when RXC The value is"1"Indicates that there is unread data in the receiving buffer. when RXC The value is"0"  When, it indicates that there is no unread data in the receiving buffer. When the receiver is disabled, the receive buffer is refreshed, resulting in RXC It is cleared. When the reception is over, the interrupt enable bit RXCIE for "1"							
6	-	TXC	Time,RXC Can be used to generate a reception end interrupt.  Send end flag bit.  When the data in the transmit shift register is sent out and the transmit buffer is empty TXC Position. When the transmission end interrupt is executedTXC Automatically clear, or through the TXC write"1"To perform resetting. When the transmission is over, the interrupt enable bitTXCIE for"1"Time,TXC Can be used to generate a transmission end interrupt.								

5	UDRE	Data register empty flag.  when UDRE for"1"When, show USART The send data buffer is empty and data can be written. when  UDRE for"0"When, show USART The send data buffer is full and data cannot be written. When the data  register is empty, the interrupt enable bitUDRIE for"1"Time,UDRE Can be used to generate data  register empty interrupt.
4	FE	Frame error flag.  when FE for"1"When, it indicates that the data received by the receive data buffer has a frame error, that is, the first stop bit is"0". whenFE for"0"When, it indicates that the data received by the receive data buffer has no frame error, that is, the first stop bit is"1".FE After being set, it will remain valid until UDR Is read. CorrectUCSRA When writing,FE This one is going to write"0". Data overflow flag.
3	DOR	When the receive buffer is full (contains two data), there is data in the receive shift register. If a new start bit is detected at this time, data overflow occurs.DOR Is set and is valid until UDR Is read. CorrectUCSRA When writing,DOR This one is going to
2	PE	write"0". Parity error flag.
		When parity check is enabled (UPM1 for"1"), and the received data frame in the receive buffer
		has a parity error,PE Is set and is valid until UDR Is read. CorrectUCSRA When writing,PE This
1	Hav	one is going to write"0". Double-speed transmission enable bit.
1	U2X	when 1130 fault 1988, on the temporaries rate of another new communication made is doubled when 1130 fault 1988.
		when U2X for"1"When the transmission rate of asynchronous communication mode is doubled. when U2X for"0"When the transmission rate of asynchronous communication mode is normal rate.
		This bit is only valid in asynchronous operation mode. Clear this bit when using synchronous operation mode.
0	MPCM	Multiprocessor communication mode enable bit.
		Set up MPCMThe bit will activate the multiprocessor communication mode.MPCMAfter setting, USART Those input frames
		that do not contain address information received by the receiver will be ignored. The transmitter is not affected by MPCM
		The impact of settings.

# UCSRB – USART Control and status registers B

	<i>UCSRB</i> – USART Control and status registers B								
addre	address: 0xC1 Defaults: 0x00								
В	it	7	6	5	4	3 2		1	0
Na	me	RXCIE	TXCIE	UDRIE	RXEN	TXEN U	CSZ2	RXB8	TXB8
R/	W	R/W	R/W	R/W	R/W	R/WR/	N	R	R/W
Bit	Name	e description							
7	RXCI	E Enable after		t enable bit. rupt, disable af er RXC for"1"Ca		·			nterrupt
6	transmission interrupt enable bit.  TXCIE Enable after set TXC Interrupt, disable after clearing TXC Interrupted. when TXCIE for "1", Global interrupt  Enable, UCSRA Register TXC for "1" Can produce USART End of transmission interrupted. Data								
5	register empty interrupt enable bit.								

		Interrupted.
4	RXEN	Receive enable bit.  Start after setting USART receiver.RxD Pin common IO Function is USART Receive replaced.  Disabling the receiver will refresh the receive buffer and enableFE,DOR and PE The flag is
3	TXEN	invalid. Send enable bit.  Start after setting USART Transmitter.TxD Pin common IO Function is USART Replaced by sending.TXEN  After clearing, only after all data transmission is completed can it be truly prohibited  USART send.
2	UCSZ2	Character length control 2 Bit.  UCSZ2 versus UCSRC Register UCSZ1:0 Combine them to set the number of data bits contained in the data frame.
1	RXB8	Receive data 8 Bit.  When the data frame length is 9 Position,RXB8 It is the highest bit of received data. Read  UDR Included low 8 Read the bit data before RXB8. Send data8 Bit.
0	TXB8	When the data frame length is 9 Position,TXB8 It is the highest bit of the sent data. WriteUDR Included The low 8 Bit data must be written before TXB8.

## UCSRC- USART Control and status registers C

	UCSRC- USART Control and status registers C									
addres	s: 0xC2			Defaults: 0x06						
Bit	7	6	5	4	3	2	1	0		
Nam	e UMSEL1	UMSEL0	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description								
		USART Mod	e selection b	it.						
		UMSEL Select syr	nchronous or asynd	hronous operation	mode.					
		UM	SEL			mode				
7:6	UMSEL1:0	(	)		USART Asy	nchronous operati	on mode			
		1	l	USART Synchronous operation mode						
		2	2	SPI Slave operation mode						
		3	3	SPI Host operating mode						
		Parity mo	Parity mode selection bit.							
		High position	High position UPM1 Choose to enable or disable parity check, low order UPM0 Select odd or even							
		check.		ı						
5:4	UPM1:0	UPN	11:0			mode				
	01	(	)	Prohibit parity						
		1	1							
		2		Enable even parity						
		3	3		E	nable odd parity	/			
		Stop bit sele	ction bit. Selec	t the number o	of stop bits.					
3	USBS	US	SBS		N	umber of stop bi	ts			
		(	)			1				

		1		2		
		Data frame character length sel  UCSZ1:0versusUCSRBRegis		ombine to set the data contained	in the data frame	
		UCSZ2:0		Data frame length		
		0		5 Bit		
		1		6 Bit		
2:1	UCSZ1:0	2		7 Bit		
		3				
		4	Keep			
		5	Keep			
		6	Keep			
		7		9 Bit		
0	UCPOL		rorking mode, UCPOL Set the output data change and input data sampling. The relationship between. Use asynchronous working mode with			
		UCPOL		Send data changes	Receive data sampling	
		0		XCK Rising edge	XCK Falling edge	
		1		XCK Falling edge	XCK Rising edge	

UBRRL - USART Baud rate register low byte

	<i>UBRRL</i> – USART Baud rate register low byte								
addre	ss: 0xC	24				Defaults	: 0x00		
Bi	t	7	6	5	4	3	2	1	0
Nar	ne	UBRR7	UBRR6	UBRR5	UBRR4	UBRR3	UBRR2	UBRR1	UBRR0
R/W R/W R/W R/W R/W R/W					R/W	R/W			
Bit	N	lame	description						
7:0	USART The low byte of the baud rate register.								

UBRRH – USART Baud rate register high byte

	<i>UBRRH</i> – USART Baud rate register high byte							
address	: 0xC5			Defaults	Defaults: 0x00			
Bit	7	6	5	4	3 2		1	0
Nam	e -	-	-	-	UBRR11	UBRR10	UBRR9	UBRR8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	Name	description	description					
7:4	-	Reserved.	Reserved.					

		USART The high byte of the USART The baud rate regis	baud rate register. ster contains UBRRL with UBRRH Two parts, combined				
		Used to set the baud rate of commu	nication.				
		UBRR = {UBRR[11:8], UBRRL}					
3:0	UBRR[11:8]	Operating mode	Baud rate calculation formula				
		Asynchronous normal mode	$BAUD = f_{sys/(16*(UBRR+1))}$				
		Asynchronous double speed mode	$BAUD = f_{sys/(8*(UBRR+1))}$				
		Synchronous host mode	$BAUD = f_{sys/}(2*(UBRR+1))$				

# UDR – USART Data register


	<i>UDR</i> – USART Data register								
address	:: 0xC6					Defaults:	0x00		
Bit	7		6	5	4	3	2	1	0
Nam	e UD	R7	UDR6	UDR5	UDR4	UDR3	UDR2	UDR1	UDR0
R/W	R/\	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name					description			
7:0	UDR	USAR datal buffer in 5 Trecei Only operation will lot Pin The	USART Data sent and received.  USARTThe transmit data buffer and the receive data buffer are sharedUSARTData registerUDR. Write dataUDR That is, write to the send data buffer, from UDR Reading data means reading the receive data buffer.  in 5 To 8 In bit data frame mode, the unused first 9 Bits are ignored by the transmitter, and the receiver sets them to 0.  Only if UCSRA Register UDRE Marked as "1"Write to the transmit buffer only when, otherwise, the operation of the transmitter will be wrong. When the transmit shift register is empty, the transmitter will load the data in the transmit buffer into the transmit shift register/Then data serially from TxD Pin output.  The receive buffer contains a two-stage FIFO, Once the receive buffer is read, FIFO Will change its state.						

## **USARTO-SPI** Operating mode

- Z Full-duplex operation, three-wire synchronous data transmission
- Z Master or slave operation
- Z Support all four working modes (mode 0,1,2 with 3)
- Z Low bit or high bit is transmitted first (configurable data transmission sequence)
- Z Queue operation (double buffer)
- Z High resolution baud rate generator

#### Summary

When set USCRC of UMSEL1 Bit is"1"When, enable SPI Working mode, use USPI To represent. thisSPI The module is three-wire SPI Working mode, with four-wire SPI Compared with the mode, the slave selection line is missing, and the other three lines are the same. USPI Occupy USART The resources include transmit and receive shift registers and buffers, and baud rate generators. Parity generation and check logic, data and clock recovery logic are all invalid. The address of the control and status register is the same, but the register The function of the device will follow SPI The work model needs to change.



USART in SPI Structure chart

# Clock generation

when SPI When working in the host mode, it is necessary to provide a clock for communication and multiplexing USART The baud rate generator is used to generate this clock. The clock fromXCK Pin output, so XCK The data direction register of the pin (DDR\_XCK) Must be set to

"1".

The clock frequency is determined by the following calculation formula:

# $BAUD = f_{sys/(2*(UBRR+1))}$

when SPI When working in slave mode, the communication clock is provided by the external host. XCK Pin input, so XCK The data direction register of the pin (DDR\_XCK) Must be set to "0".


# SPI Data pattern and timing

SPI There are four combinations of clock phase and polarity, with control bits UCPHA with UCPOL To decide, specific controls such as

As shown in the following table and figure below:

SPI Operating mode

SPI mode	UCPOL	ИСРНА	Starting edge	End edge
0	0	0	Rising edge sampling	Falling edge setting
1	0	1	Rising edge setting	Falling edge sampling
2	1	0	Falling edge sampling	Rising edge setting
3	1	1	Falling edge setting	Rising edge sampling



SPI Working mode icon

#### Frame format

SPI A serial frame can start from the lowest bit or the highest bit and end with the highest bit or the lowest bit. In total 8 Bit data. After the end of a frame, a new frame can be transmitted immediately, and the data line can be pulled up to an idle state after the transmission is over.

## data transmission

SPI Set UCSRB Register TXEN Bit is"1"To enable the transmitter,TxD The pin is occupied by the transmitter to send serial output data.

The receiver can be disabled at this time.

SPI Set UCSRB Register RXEN Bit is"1"To enable the receiver, RxD The pin is occupied by the receiver to receive serial input data. The transmitter must be enabled at this time.

SPI Both send and receive XCK Used as a transmission clock.

Before communicating SPI Initialize. The initialization process usually includes the setting of the baud rate, the setting of the frame data bit transmission sequence, and enabling the receiver or transmitter as needed. For interrupt drivenSPI Operation, in initialization

When you want to clear the global interrupt flag and disable it SPI All interrupts. When performing re-initialization, such as changing the baud rate or frame structure, it must be ensured that no data is transmitted.TXC The flag bit can be used to detect whether the transmitter has completed all transmissions,RXC. The flag bit can be used to detect whether there is still data in the receive buffer that has not been read. in caseTXC The flag bit is used for this purpose, before each data transmission (write UDR Before register) must be cleared TXC Flag bit.

initialization SPI In the future, to UDR Data transfer can be started by writing data into the register. Since the transmitter controls the transmission clock, this is the case for both sending and receiving data. When the transmit shift register is ready to transmit a new frame of data, the transmitter will write toUDR The data of the register is moved from the sending buffer to the sending shift register and sent out. In order to ensure the synchronization of the input buffer and the sending data, it must be read every time after sending a byte of dataUDR register. When data overflow occurs, the most recently received data will be lost instead of the earliest received data.

## Send flag and interrupt

SPI The transmitter has two flag bits:SPI Data register empty flag UDRE And end of transmission flag TXC, Both flags can generate interrupts.

Data register empty flag UDRE It is used to indicate whether the sending buffer can write a new data. This bit is set when the transmit buffer is empty"1", Set when full"0". when UDRE Bit is "1"Time, CPU Data register UDR Write new data, but not vice versa.

when UCSRB Data register empty interrupt enable bit in the register UDRIE for "1"When, as long as UDRE Is set (and the global interrupt is enabled), it will generate SPI Data register empty interrupt request. Pair register UDR Performing a write operation will clear UDRE. When using interrupt mode to transmit data, a new data must be written in the data register empty interrupt service routine. UDR To clear UDRE, Or disable the data register null interrupt. Otherwise, once the interrupt service routine ends, a new interrupt will be generated again.

When the entire data frame is moved out of the transmission shift register and there is no new data in the transmission register, the transmission end flag TXC Will be set. when UCSRB End of transmission interrupt enable bit on TXCIE(And global interrupt enable) set"1"When TXC The flag is set, SPI The transmission end interrupt will be executed. Once in the interrupt service routine, TXC The flag bit is automatically cleared, CPU You can also write to this bit"1"Come to zero.

#### Disable transmitter

when TXEN After clearing, the transmitter can be truly disabled only after all the data has been sent, that is, there is no data to be transmitted in the transmission shift register and the transmission buffer register. After the transmitter is disabled,TxD The pin resumes its general purpose IO Features.

#### Receive end flag and interrupt

SPI The receiver has a flag bit: receiving end flag RXC, Used to indicate whether there is unread data in the receiving buffer. When there is unread data in the receiving buffer, this bit is"1", And vice versa"0". If the receiver is disabled, the receive buffer will be refreshed, RXC It will also be cleared. PositionUCSRB End of reception interrupt enable bit RXCIE After, as long as RXC The flag is set (and the global interrupt is enabled), it will generate SPI The reception ends interrupt. When using the interrupt mode for data reception, the interrupt service program must start fromUDR Read data to clear RXC Sign, otherwise as long as

As soon as the interrupt handler ends, a new interrupt will be generated.  $% \label{eq:condition}%$ 

# Disable receiver

Compared with the transmitter, the receiver is prohibited from acting immediately. The data being received will be lost. Disable the receiver (RXEN After clearing), the receiver will no longer be occupied RxD Pin, the receive buffer will also be refreshed.

# Register definition

# **USART** Register list

register	address	Defaults	description
UCSRA	0xC0	0x20	USPI Control and status registers A
UCSRB	0xC1	0x00	USPI Control and status registers B
UCSRC	0xC2	0x06	USPI Control and status registers C
UBRRL	0xC4	0x0	USPI Baud rate register low byte
UBRRH	0xC5	0x0	USPI Baud rate register high byte
UDR	0xC6	0x0	USPI Data register

# UCSRA – USPI Control and status registers A

	UCSRA – USPI Control and status registers A								
addres	ss: 0xC0					Defaults	s: 0x20		
Bit	t	7	6	5	4	3 2		1	0
Nar	ne	RXC	TXC	UDRE	-	-	-	-	-
R/V	N	R	R/W	R	-	-	-	-	-
Bit	Name	description							
7	RXC	when when, buffer Time,R	buffer is refreshed, resulting inRXC It is cleared. When the reception is over, the interrupt enable bitRXCIE for "1"  Time,RXC Can be used to generate a reception end interrupt.  Send end flag bit.  When the data in the transmit shift register is sent out and the transmit buffer is empty TXC Position. When the transmission						
5	UDRE	flag. when JDRE for"0 Accord	over, the interrupt enable bitTXCIE for "1"Time,TXC Can be used to generate a transmission end interrupt. Data register empty flag.  when UDRE for "1"When, show USPI The send data buffer is empty and data can be written. when RE for "0"When, show USPI The send data buffer is full and data cannot be written. When the number According to register empty interrupt enable bit UDRIE for "1"Time,UDRE Can be used to generate data register empty interrupt.						
4:0	-	USPI N	lext reservation						

UCSRB – USPI Control and status registers B

			U	CSRB – USPI Co	ontrol and sta	tus registers l	В		
addres	s: 0xC1					Default	s: 0x00		
Bit		7	6	5	4	3 2		1	0
Nam	ne RX	CIE	TXCIE	UDRIE	RXEN	TXEN-		-	-
R/W	/ R	/W	R/W	R/W	R/W	R/W-		-	-
Bit	Name d	escriptio	n						
7	RXCIE E	Receive end interrupt enable bit.  RXCIE Enable after set RXC Interrupt, disable after clearing RXC Interrupted. whenRXCIE for"1", In the global  Disable enable,UCSRA Register RXC for"1"Can produce USPI The reception ends interrupt. End of							
6	transmission interrupt enable bit.  TXCIE Enable after set TXC Interrupt, disable after clearing TXC Interrupted. whenTXCIE for"1", In the global  Disable enable,UCSRA Register TXC for"1"Can produce USPI End of transmission interrupted. Data								
5	UDRIE	Ena Glol		JDRE Interrup	ot, disable afte	_	•	ed. whenUDR Data register	
4	Receive enable bit.								
3	TXEN	Star	Send enable bit.  Start after setting USPI Transmitter.TxD Pin common IO Function is USPI Replaced by sending.  TXEN After clearing, only after all data transmission is completed can it be truly prohibited USART send.						
2:0	-	USP	Next reservation	n.					

# UCSRC- USART Control and status registers C

	<i>UCSRC</i> - USART Control and status registers C								
addres	s: 0xC2				Defaults:	0x86			
Bit	7	6	5	4	3	2	1	0	
Nam	e UMSEL1	UMSEL0	-	-	-	DORD	UCPHA	UCPOL	
R/W	R/W	R/W	-	-	-	R/W	R/W	R/W	
Bit	Name	description	cription						
		USART Mode selection bit.  UMSEL Select synchronous or asynchronous operation mode.							
7.6 [	IMSEL1:0	UMSI	EL			mode			
7.00	IVISEE 1.0	O USART Asynchronous operation mode							
		1			USART Synd	hronous operation	mode		
		2 SPI Slave operation mode							
		3 SPI Host operating mode					node		
5:3	-	USPI Next reser	vation.		<u> </u>				

		Data transmission sequence selection bit.						
2	DORD	DORD	Data sequer	nce				
		0	High bit first					
		1	Low order first					
		Clock phase selection.  UCPHA Select data samplin	Clock phase selection. UCPHA Select data sampling to occur at the start or end edge.					
1	UCPHA	UCPHA	nent					
		0	Starting edge					
		1	End edge					
_		Clock polarity selection.  UCPOL Select the data change and	sampling to occur on the rising edge or the f	alling edge.				
0	UCPOL	UCPOL	Send data changes	Sampling of received data				
		0	XCK Rising edge	XCK Falling edge				
		1	XCK Falling edge	XCK Rising edge				

# UBRRL – USPI Baud rate register low byte

	UBRRL – USPI Baud rate register low byte									
addre	address: 0xC4						Defaults: 0x00			
Bit 7		6	5	4	3	2	1	0		
Nar	Name UBRR7		UBRR6	UBRR5	UBRR4	UBRR3	UBRR2	UBRR1	UBRR0	
R/\	R/W R		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	N	lame	description							
7:0	7:0 UBRR[7:0]		USPI The low byte of the baud rate register. USPI The baud rate register contains and UBRRL							
7.0	ОВІ	κκ[/:U]	UBRRH The two	parts are com	bined to set th	ne baud rate o	of communicat	ion.		

# UBRRH – USPI Baud rate register high byte

	<i>UBRRH</i> – USPI Baud rate register high byte							
address	s: 0xC5				Defaults	: 0x00		
Bit	7	6	5	4	3	2	1	0
Nam	e -	-	-	-	UBRR11	UBRR10	UBRR9	UBRR8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Bit	Name	description	description					
7:4	-	USPI Next res	ervation.					
3:0	USPI The high byte of the baud rate register.  USPI The baud rate register contains UBRRL with UBRRH The two parts are combined to set the						d to set the	

Operating mode	Baud rate calculation formula
Slave mode	The baud rate is determined by the external host
Host mode	$BAUD = f_{sys/(2*(UBRR+1))}$

# UDR – USPI Data register

	<i>UDR</i> – USPI Data register							
address:	0xC6				Defaults:	0x00		
Bit	7	6	5	4	3	2	1	0
Name	UDR	7 UDR6	UDR5	UDR4	UDR3	UDR2	UDR1	UDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name				description			
7:0	UDR	USPI The transm Write data UDR T receive data buff in 5 To 8 In bit of the receiver set: Only if UCSRA Regi the transmitter will the transmit buffer Pin output.	USPI Data sent and received.  USPI The transmit data buffer and the receive data buffer are shared USPI Data register UDR.  Write data UDR That is, write to the send data buffer, from UDR Reading data means reading the receive data buffer.  in 5 To 8 In bit data frame mode, the unused first 9 Bits are ignored by the transmitter, and the receiver sets them to 0.  Only if UCSRA Register UDRE Marked as "1"Write to the transmit buffer only when, otherwise, the operation of the transmitter will be wrong. When the transmit shift register is empty, the transmitter will load the data in the transmit buffer into the transmit shift register, and then the data will be serially transferred from the TxD					

## TWI - Two-wire serial bus (I2C)

- Z Simple, powerful and flexible communication interface, only need 2 line
- Z Support host and slave operation
- Z The device can work in transmitter mode or receiver mode
- Z 7 Bit address space allows 128 Each slave supports
- Z multi-master arbitration
- Z Up to 400Kbps Data transfer rate
- Z Fully programmable slave address and public address
- Z Can wake up when the address matches in sleep mode

#### TWI Bus introduction

Two-wire serial interface TWI Very suitable for typical processor applications. TWI The protocol allows system designers to use only two bidirectional transmission lines to connect 128 Different devices are interconnected together. These two wires are the clockSCL And data SDA. The external hardware only needs to connect two pull-up resistors on each wire. All devices connected to the bus have their own addresses. TWI The protocol solves the problem of bus arbitration.


## TWI the term

The following defined terms will appear frequently in this section.

the term	description
Host	Devices that start and stop transmissions. The host is also responsible for generating SCL clock.
Slave	Device addressed by the host
Transmitter	Device that puts data on the bus
receiver	Device that receives data from the bus

#### Electrical connections


As shown below, TWI Both wires of the interface are connected to the positive power supply through a pull-up resistor. all TWI The bus drivers of compatible devices are all open-drain or open-collector, so that the line and function of the interface operation are realized. when TWI The device output is "0" Time, TWI The bus will generate a low level. When all TWI When the device output is tri-stated, the bus allows the pull-up resistor to pull the voltage high. In order to ensure all bus operations, usually with TWI All devices connected to the bus must be powered on.



TWI Bus interconnection diagram

#### Data transmission and frame structure


TWI Every data transmission on the bus is synchronized with the clock. When the clock line is high, the level on the data line must Keep it stable, unless it is to produce a start or stop state.



TWI Data validity graph

# Start and stop state

TWI The transmission is started and stopped by the host. The host sends out on the busSTART State to send data transmission, send out STOP Status to stop data transmission. inSTART with STOP Between states, the bus is considered busy, and other hosts are not allowed to try to occupy control of the bus. There is a special situation that is only allowed to occur inSTART with STOP A new START State, this is called REPEATED START Status, suitable for the current host to start a new transmission without giving up bus control.REPEATED START After that until next STOP Before, the bus was still considered busy. This is the same asSTART is consistent, so in this document, if there is no special instructions, all use START To express START with REPEATED START. As shown below, START with STOP Condition is on SCL When the line is high, change SDA Line of electricity Ping state.



 ${\it START}, {\it REPEATED} \; {\it START} \; {\it with} \; {\it STOP} \; {\it State} \; {\it diagram}$ 

#### Address packet format


all TWI The address packets transmitted on the bus are 9 Bit data length, by 7 Bit address, 1 Bit READ/WRITE Control bits and 1 Bit response bit composition. when READ/WRITE Bit is "1", The read operation is performed; when READ/WRITE Bit is "0"When the write operation is performed. After the slave is addressed, it must be 9 A SCL(ACK) Cycle through pull down SDA Line to respond. If the slave is busy or cannot respond to the master for other reasons, it should be ACK Cycle maintenance SDA The line is high. Then the host can issue STOP State or REPEATED START The status resumes sending.

The address packet includes a slave address and a read or write control bit, which are used respectively SLA+R or SLA+WTo represent.

Address byte MSB Bit happens first. In addition to reserved addresses"00000000"Is reserved for broadcast calls and all forms "1111xxxx"The format address needs to be reserved for future use, other slave addresses can be freely allocated by the designer.

When a broadcast call occurs, all slaves should be ACK Cycle through pull down SDA Line to respond. The broadcast function can be used when the master needs to send the same information to multiple slaves. When the general call address is addedWRITE After the bit is sent to the bus, all slaves that need to respond to the broadcast call will be ACK Cycle down SDA line. All these slaves that responded to the broadcast call will receive the following data packets. It should be noted that the send broadcast call address plusREAD Bit is

It doesn't make sense, because if several slaves send different data at the same time, it will cause bus conflicts.




TWI Address packet format diagram

#### Packet format

all TWI The data packets transmitted on the bus are 9 Bit data length, by 1 Data bytes and 1 Bit response bit composition. During data transmission, the host is responsible for generating the transmission clockSCL with START and STOP Status, the transmitter sends the byte data to be transmitted, and the receiver generates a receive response. Confirmation signalACK is the receiver in the 9 A SCL(ACK) Cycle through pull down SDA Line to produce. If the receiver isACK Cycle maintenance SDA If the line is high, an unconfirmed signal is sent NACK. When the receiver has received the last byte, or cannot receive any more data for some reason, it should be receiving After the last byte is sent NACK To inform the sender. Data byteMSB Bits are transmitted first.

The data packet format is shown in the figure below




TWI Data packet format diagram

 $Combined\ address\ and\ data\ packet\ transmission, one\ transmission\ basically\ consists\ of\ 1\ A\ START, 1\ A \\$ 

Data package and 1 A STOP composition. onlySTART with STOP The empty message is illegal. can useSCL The line and function of the line realize the handshake between the master and the slave. The slave can be pulled downSCL Line to extend SCL The ground level period. This feature is very useful when the clock speed set by the master is much faster than that of the slave, or when the slave needs extra time to process data. Slave extensionSCL The low-level period does not affect SCL It is still determined by the host. It can be seen that the slave can be changed by changingSCL Duty cycle to reduce TWI Data transfer speed.

The figure below shows a typical data transmission. noteSLA+R/Wversus STOP Multiple bytes can be transferred between, take



typical TWI transmission

#### Multi-master system and its arbitration and synchronization


TWI The protocol allows multiple hosts on the bus, and special measures are adopted to ensure that even if two or more hosts start the transmission at the same time, it can be processed like a normal transmission. There are two problems with multi-host systems:

- 1. The implemented algorithm allows only one of the multiple hosts to complete the transmission. When other hosts find that they have lost the right to choose, they must stop their transmission. This selection process is called arbitration. When the competing master finds that its arbitration has failed, it should immediately switch to the slave mode to check whether it is addressed by the master that has obtained bus control. In fact, when multiple masters start transmitting at the same time, they should not be detected by the slave, that is, it is not allowed to destroy the data being transmitted on the bus.
- 2. Different hosts may use different SCL frequency. In order to ensure the consistency of transmission, a scheme for synchronizing the serial clock of the host must be designed. This will simplify the arbitration process.

The line and function of the bus are used to solve the above-mentioned problems. The serial clocks of all hosts will be line-and-connected to generate a combined clock whose high level time is equal to the shortest of all host clocks, and its low level is equal to the longest of all host clocks. All hosts are listeningSCL, When combined SCL When the clock goes high or low, they can effectively separate


Start calculating each SCL High-level and low-level time-out periods.

Multi-hosted SCL The clock synchronization mechanism is shown in the figure below:



Multi-host SCL Clock synchronization timing diagram

All hosts continue to monitor after outputting data SDA Line to achieve arbitration. If fromSDA If the value read back does not match the value output by the host, the host loses arbitration. It should be noted that the host output high levelSDA, And another host outputs low-level SDA Arbitration will only be lost. The master that loses arbitration should immediately switch to slave mode and check whether it is addressed. The host that loses arbitration must changeSDA The line is set high, but the clock signal can be generated before the end of the current data or address packet. The arbitration will continue until there is only one host left in the system, which may take up multiple bits. If multiple masters address the same slave, the arbitration will continue until the packet.



Arbitration between two hosts


Note that arbitration is not allowed in the following situations:

- ?? One REPEATED START Between status and one data bit;
- ?? one STOP Between status and a data bit;
- ?? One REPEATED START State and STOP Between states

The application software must consider the above situations to ensure that these illegal arbitration situations will not occur. This means that in a multi-master system, all data transfers must be made by the sameSLA+R/W Composed with data packets. In other words, all transmissions must contain the same number of data packets, otherwise the arbitration result cannot be defined.

## TWI Module overview

TWI The structure diagram of the module is shown in the figure below.



TWI Block Structure chart

TWI The module mainly includes bit rate generator, bus interface unit, address comparator and control unit, etc. See the detailed description below for details

## Bit rate generator unit

The bit rate generator unit mainly controls the SCL Clock cycle.SCL The clock cycle is determined by TWI Bit rate register TWBR with TWI Status register TWSR The pre-scaling control bits in are jointly determined. The operation of the slave is not affected by the bit rate or prescaler setting, but it is necessary to ensure that the working clock of the slave is at leastSCL Frequency 16 Times. Note that the slave may be extendedSCL Low-level period, thereby reducing TWI The average clock frequency of the bus.SCL The clock frequency is generated by the following calculation formula:

$$f_{scl} = f_{sys/(16 + 2*TWBR*4_{TWPS)}}$$

 $among\ them, TWBR\ for\ TWI\ The\ value\ of\ the\ bit\ rate\ register, TWPS\ for\ TWI\ The\ prescaler\ control\ bit\ in\ the\ status\ register.$ 

## Bus interface unit

The bus interface unit includes data and address shift registers TWDR, START/STOP Controller and arbitration decision hardware circuit.

TWDRContains the address or data byte to be sent,Or the received address or data byte. In addition to containing8BitTWDR, The bus interface unit also includes sending or receiving ACK/NACK register. This oneACK/NACK The register cannot be directly accessed by application software. When receiving data, it can passTWI Control register TWCR To set or clear. When sending data, the receivedACK/NACK Value by TWI Status register TWSR middle TWS Value to reflect.

START/STOP The controller is responsible for generating and detecting START,REPEATED START with STOP status. whenMCU When in some sleep modes,START/STOP The controller can still detect START with STOP State when being TWI The host on the bus will MCU Wake up from sleep mode.

in case TWI The data transmission is started in the master mode, and the arbitration detection circuit will continue to monitor the bus to determine whether it still has the right to control the bus, when TWI After the module loses control of the bus, the control unit will perform the correct action and generate an appropriate status code to notify MCU.

#### Address matching unit

The address matching unit is used to check whether the received address byte matches TWI In the address register 7 The bit addresses match. when TWAR In the register TWI Broadcast call identification enable bit (TWGCE) Is set, the address received from the bus will also be compared with the broadcast address. Once the address is matched successfully, the control unit will perform the correct action.TWI The module can respond or not respond to the host's addressing, depending on TWCR Register settings. Even in sleep mode, the address matching unit can compare addresses. If it is addressed by the host on the bus, it willMCU Wake up from sleep mode.

#### control unit

The control unit is responsible for monitoring the bus and according to TWCR The setting produces a corresponding response. when TWI When an event that requires application software participation occurs on the bus, TWI Interrupt flag TWINT Will be set. In the next clock cycle, TWI Status register TWSR Will be updated to indicate the status code of the event. in TWINT When set, TWSR Contains exact status information. At other times, TWSRIt is a special status code, which means that there is no exact status information. once TWINT The flag is set, SCL Keeps the low level all the time, suspending the TWI Transmission, let the application software handle the event.

In the following situations, TWINT The flag bit will be set:

- ?? TWI Send START/REPEATED START Post-state
- ?? TWI Send SLA+R/WRear
- ?? TWI After transmitting an address byte
- ?? TWI After bus arbitration fails
- ?? TWI After being addressed by the master (slave address matching or broadcast mode),
- ?? when it is addressed and working as a slave, it receives STOP or REPEATED START Illegal
- ?? START or STOP When the bus error is caused by the status


## TWI usage of

TWI The interface is byte-oriented and interrupt-based. All bus events, such as receiving a byte or sending aSTART Signal, etc., will generate a TWI Interrupted. due to TWI Is based on interrupts, so in TWI During the byte transfer, the application software can freely perform other operations. TWCR In the register TWI Interrupt enable bit TWIE Together with the global interrupt enable bit to control the TWINT Whether to generate when the flag is set TWI Interrupted. in caseTWIE Bit is cleared, application software must use query TWINT Flag bit method to detect TWI Action on the bus.

when TWINT When the flag is set, it means TWI The interface has completed the current operation and is waiting for a response from the application software. under these circumstances, TWI Status register TWSR It contains the status code reflecting the current bus status. Application software can be setTWCR with TWDR Register to determine the next TWI Bus cycle TWI How the interface works.

The following figure shows the application and TWI Example of interface connection. In this example, the master expects to send one byte of data to the slave.

The description here is very simple and will be shown in more detail in the following chapters.



TWI Typical transmission process diagram

Shown in the picture TWI The transmission process is:

- 1. TWI The first step of the transmission is to send START. Through toTWCR Write a specific value to the register, indicating TWI Hardware send START signal. The written value will be explained in detail later. To be set in the written valueTWINT, This is very important, to TWINTBit write"1"This bit will be cleared.TWCRRegisterTWINTSet periodTWINo action will be initiated. Once the software is clearedTWINT Bit,TWI Module starts immediately START Signal transmission.
- 2. when START The status is sent,TWCR of TWINT The flag bit will be set,TWSR The new status code updated to indicate START The signal was sent successfully.
- 3. Application View TWSR The value of, OK START The status has been successfully sent. in caseTWSR Displayed as other values, the application can perform some special operations, such as calling an error handler. When it is determined that the status code is consistent with expectations, the program willSLA+W The value of is loaded into TWDR In the register.TWDR Registers can be used in address and data at the same time. Then the software goesTWCR Write a specific value to the register, indicating TWI Hardware send TWDR middle SLA+W Value. The written value will be explained in detail later. To be set in the written valueTWINT, To clear TWINT Flag bit.TWCR Register TWINT Set period TWI No action will be initiated. Once the software is clearedTWINT Bit,TWI The module immediately starts the transmission of the address packet.
- 4. When the address packet is sent, TWCR of TWINT The flag bit will be set, TWSR Update to a new status code, indicating that the address packet was successfully sent. The status code will also reflect whether the slave responds to the address packet.
- 5. Application View TWSR Value, to confirm that the address packet has been successfully sent, and the received ACK For the expected value. in caseTWSR

  Displayed as other values, the application can perform some special operations, such as calling an error handler. When it is determined that the status code is consistent with expectations, the program willData The value of is loaded into TWDR In the register. Then the software goesTWCR Write a specific value to the register, indicating TWI Hardware send TWDR middle Data Value. The written value will be explained in detail later. To be set in the written valueTWINT, To clear TWINT Flag bit.TWCR Register TWINT Set period

  TWI No action will be initiated. Once the software is clearedTWINT Bit,TWI The module immediately starts the transmission of the data packet.
- 6. When the data packet is sent,TWCR of TWINT The flag bit will be set,TWSR Update to a new status code, indicating that the data packet was successfully sent. The status code will also reflect whether the slave responds to the data packet.
- 7. Application View TWSR Value, to determine that the data packet has been successfully sent, the received ACK For the expected value. in caseTWSR

  Displayed as other values, the application can perform some special operations, such as calling an error handler. When it is determined that the status code is consistent with the expectation, the software goesTWCR Write a specific value to the register, indicating TWI Hardware send STOP signal. The written value will be explained in detail later. To be set in the written valueTWINT, To clear TWINT Flag bit.TWCR

  Register TWINT Set period TWI No action will be initiated. Once the software is clearedTWINT Bit,TWI Module starts immediately STOP Signal transmission. It's important to note that inSTOP After the signal is sent TWINT Will not be set.

Although the example is relatively simple, it contains TWI All rules in the data transfer process. Summarized as follows:

when TWI When you complete an operation and wait for feedback from the application, TWINT The flag is set. SCL The clock line will be kept

Pull down until TWINT Cleared

- ?? when TWINT The flag is set, the user must update all TWI The value of the register is the same as the next TWI The value related to the bus cycle. E.g,TWDR The register must be loaded with the value to be sent in the next bus cycle. When all the
- ?? registers are updated and other necessary operations are completed at the same time, the application program writesTWCR register. WritingTWCR Time,TWINT Bit must be set to clear TWINT Sign.TWINT After being cleared,TWI Start execution by TWCR Set operation.

#### Transmission mode

TWI Can work below 4 The main mode: host transmitter (MT), host receiver (MR), slave transmitter (ST) And slave receiver (SR). Multiple modes can be used in the same application. E.g,TWI can use MT Pattern towards
TWI EEPROMWrite data, use MR Pattern from EEPROMRead the data. If there are other hosts on the system, some may also go to TWI To send data, it will use SR mode. It is up to the application software to decide which mode to adopt.

These modes will be explained in detail below. In the data transmission in each mode, pictures are combined to describe possible status codes.

These pictures contain the following abbreviations:

S: Start status

Rs: REPEATED START status

R: Read operation flag (SDA Is high)
W: Write operation flag (SDA Low level)

A: Response bit (SDA Low level)

NA: No response bit (SDA Is high)

Data:8 Bit data byte

P: STOP status SLA: Slave address

The circle in the picture is used to indicate TWINT The flag is set, and the number in the circle indicates TWSR The status code in the register, where the prescaler control bit is masked as"0". In these places, the application must perform corresponding actions to continue or completeTWI transmission.TWI The transfer will be suspended until TWINT The flag bit is cleared.

when TWINT The flag is set, TWSR The status code in is used to determine the appropriate software operation. The details of the software operation and subsequent serial transmission required under each status code are given in each table. Note in the tableTWSR The prescaler control bit in is masked as "0".

## Host sending mode

In the host sending mode, TWI A certain number of data bytes will be sent to the slave receiver. In order to enter host mode, you must sendSTART signal. The next address packet format is determined TWI Whether to enter host transmitter mode or host receiver mode. If sendSLA+W, Then enter the host receiving mode. This

The status codes mentioned in the chapter assume that the prescaler control bit is "0".

Through to TWCR Write the following values to the register to send START signal:

TWINT TWEA TWST.	TWSTO T	wwc	TWEN	-	TWIE
1 x 1 0 x			1	0	Х

TWEN Position must be set"1"To enable TWI interface, TWSTA Set"1"To send START signal, TWINT Set"1"To clear

TWINT Flag bit.TWI The module detects the bus status and sends it immediately when the bus is idle START signal. When sentSTART After the hardware is set TWINT Flag bit, updated at the same time TWSR The status code is 0x08.

In order to enter the host sending mode, you must send SLA+W. This can be done by the following operations. Go firstTWDR Register write

Enter SLA+WAnd then to TWINT Bit write"1"Cleared TWINT Flag bit to continue transmission, that is, to TWCR

Register write down

Column value to send SLA+W:

TWINT TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
1 x	0	0	х	1	0	х

when SLA+W After the transmission is completed and the response signal is received, TWINT Is set again, and at the same time TWSR The status code is updated.

The possible status codes are 0x18,0x20 or 0x38. The appropriate response under each status code will be described in detail in the status code table.

when SLA+W After sending successfully, you can start sending data packets. This can be done by going toTWDR The register writes data to complete.

TWDR only at TWINT It can be written only when the flag bit is high. Otherwise, the access is ignored and the conflict flag bit is written at the same timeTWWC

Will be set. UpdatedTWDR Afterwards TWINT Bit write"1"Cleared TWINT Flag bit to continue transmission. On the goTWCR

Write the following values to the register to send data:

TWINT TWEA TWSTA	TWSTO	TWWC	TWEN	-	TWIE
1 x 0	0	Х	1	0	х

When the data packet is sent and the response signal is received, TWINT Is set again, and at the same time TWSR The status code is updated. The possible status codes are 0x28 or 0x30. The appropriate response under each status code will be described in detail in the status code table.

When the data is sent successfully, you can continue to send data packets. This process is repeated until the last byte is sent.

Host generated STOP Signal or REPEATED START The entire transmission of the signal ends.

Through to TWCR Write the following values to the register to send STOP signal:

TWI	VT TW	EA TWS	TA TWSTO	WWT C	C TWEN	-	TWIE
1	×	. 0	1	Х	1	0	х

Through to TWCR Write the following values to the register to send REPEATED START signal:

TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
1	X	1	0	х	1	0	х

Sending REPEATED START(The status code is 0x10)after that,TWI The interface can visit the same slave again, or visit

Ask the new slave without sending STOP signal.REPEATED START This allows the master to switch between different slaves,
master transmitter and master receiver modes without losing control of the bus.


The status codes and corresponding operations in the host sending mode are shown in the following table:

Status code table of host sending mode

ctatus	Bus and hard		Applicat	ion softwar			
status code		Read/write	Correct TWCR Operation				Hardware's next move
code	Piece status	TWDR	STA S	TO TV	VINT TWE	A	
0x08	START sent	load	0 0	1 x			Will send SLA+W;
	give away	SLA+W					Will receive ACK or NACK
0x10	REPEATED	load	0	0	1	X	Will send SLA+W;
	START sent	SLA+W					Will receive ACK or NACK

	give away	load SLA+R	0	0	1	Х	Will send SLA+R; Will receive ACK or NACK; Will switch to MR mode
0x18	SLA+W Already send;	load data	0	0	1	X	Will send data; Will receive ACK or NACK
	received ACK	No fuck Make	1	0	1	Х	Will send REPEATED START
		No fuck Make	0	1	1	Х	Will send STOP; Will reset TWSTO Sign
		No fuck Make	1	1	1	X	Will send STOP; Will reset TWSTO Sign Will send START
0x20	SLA+W Already send;	load data	0	0	1	x	Will send data; Will receive ACK or NACK
	received NACK	No fuck Make	1	0	1	x	Will send REPEATED START
		No fuck Make	0	1	1	x	Will send STOP; Will reset TWSTO Sign
		No fuck <b>Make</b>	1	1	1	х	Will send STOP; Will reset TWSTO Sign Will send START
0x28	Data byte Sent; received	load data	0	0	1	Х	Will send data; Will receive ACK or NACK
	Roger that ACK	No fuck Make	1	0	1	х	Will send REPEATED START
		No fuck Make	0	1	1	х	Will send STOP; Will reset TWSTO Sign
		No fuck <b>Make</b>	1	1	1	х	Will send STOP; Will reset TWSTO Sign Will send START
0x30	Data byte Sent; received	load data	0	0	1	х	Will send data; Will receive ACK or NACK
	Roger that NACK	No fuck Make	1	0	1	х	Will send REPEATED START
		No fuck Make	0	1	1	х	Will send STOP; Will reset TWSTO Sign
		No fuck <b>Make</b>	1	1	1	X	Will send STOP; Will reset TWSTO Sign Will send START
0x38	SLA+W or  Data arbitration  failure	No fuck Make	0	0	1	х	Will release the bus; Unaddressed slave mode
		No fuck Make	1	0	1	Х	Will be sent when free

The format and status of the host sending mode are shown in the figure below:



Format and state diagram of host sending mode

## Host receiving mode

In the host receiving mode, TWI A certain number of data bytes will be received from the slave transmitter. In order to enter host mode, you must sendSTART signal. The next address packet format is determinedTWI Whether to enter host transmitter mode or host receiver mode. If sendSLA+W, Then enter the host sending mode. If sendSLA+R, Then enter the host receiving mode. This The status codes mentioned in the chapter assume that the prescaler control bit is "0".

Through to TWCR Write the following values to the register to send START signal:

TWINT TWEA TWST	TWSTO T	wwc	TWEN	-	TWIE	
1 x 1 0 x			1	0	х	

TWEN Position must be set"1"To enable TWI interface,TWSTA Set"1"To send START signal,TWINT Set"1"To clear TWINT Flag bit.TWI The module detects the bus status and sends it immediately when the bus is idle START signal. When sentSTART After the hardware is set TWINT Flag bit, updated at the same time TWSR The status code is 0x08.

In order to enter the host receiving mode, you must send SLA+R. This can be done by the following operations. Go firstTWDR Register write Enter SLA+RAnd then to TWINT Bit write"1"Cleared TWINT Flag bit to continue transmission, that is, to TWCR Register write down Column value to send SLA+R:

TWINT TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
1 x	0	0	х	1	0	х

when SLA+R After the transmission is completed and the response signal is received,TWINT Is set again, and at the same time TWSR The status code is updated. possible

The status code is 0x38,0x40 or 0x48. The appropriate response under each status code will be described in detail in the status code table.

when SLA+R After sending successfully, you can start to receive data packets. Through toTWINT Bit write"1"Cleared TWINT Flag bit Continue to receive. On the goTWCR Write the following values to the register to start receiving:

TWINT TWEA TWSTA 1	TWSTO TWWC	TV	VEN -	TWIE
1 x 0 0 x			1 0	х

When the data packet is received and the response signal is sent, TWINT Is set again, and at the same time TWSR The status code is updated. The possible status codes are0x50 or 0x58. The appropriate response under each status code will be described in detail in the status code table.

When the data is successfully received, you can continue to receive data packets. This process is repeated until the last byte is received. After the host receives the last byte, it must sendNACK The response signal is sent to the slave transmitter. Host generatedSTOP signal or REPEATED START The entire reception of the signal ends.

Through to TWCR Write the following values to the register to send STOP signal:

TWI	VT TW	EA TWS	TA TWSTO	WWT C	C TWEN	-	TWIE
1	×	. 0	1	Х	1	0	х

Through to TWCR Write the following values to the register to send REPEATED START signal:

TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
1	х	1	0	х	1	0	x

Sending REPEATED START(The status code is 0x10) after that,TWI The interface can visit the same host again, or visit Ask the new host without sending STOP signal.REPEATED START This allows the master to switch between different slaves, master transmitter and master receiver modes without losing control of the bus.


The status codes and corresponding operations in the host receiving mode are shown in the following table:

Status code table of host receiving mode

			Applica	ition software			
status code	Bus and hard	Read/write		Correct TV	VCR Operation	Hardware's next move	
	Piece status	TWDR	STA	STO	TWINT	WEA	
0x08	START Already	load	0 0 1 x		Will send SLA+R;		
	send	SLA+R					Will receive ACK or NACK
0x10	REPEATED	load	0	0	1	Х	Will send SLA+R;
	START Already	SLA+R					Will receive ACK or NACK

	send	load SLA+W	0	0	1	х	Will send SLA+W; Will receive ACK or NACK; Will switch to MT mode
0x38	SLA+R or  Data arbitration failure	No fuck Make	0	0	1	Х	Will release the bus; Unaddressed slave mode
		No fuck Make	1	0	1	x	Will be sent when free
0x40	SLA+R Already send;	No fuck Make	0	0	1	0	Will receive data; Will send NACK
	received ACK	No fuck Make	0	0	1	1	Will receive data; Will send ACK
0x48	SLA+R Already send;	No fuck Make	1	0	1	×	Will send REPEATED START
	received NACK	No fuck Make	0	1	1	×	Will send STOP; Will reset TWSTO Sign
		No fuck Make	1	1	1	х	Will send STOP; Will reset TWSTO Sign Will send START
0x50	Data byte Received;	Read data	0	0	1	0	Will receive data; Will send NACK
	ACK sent	Read data	0	0	1	1	Will receive data; Will send ACK
0x58	Data byte Received;	Read data	1	0	1	Х	Will send REPEATED START
	NACK Already send	Read data	0	1	1	Х	Will send STOP; Will reset TWSTO Sign
		Read data	1	1	1	х	Will send STOP; Will reset TWSTO Sign Will send START

The format and status of the host receiving mode are shown in the figure below:



Format and state diagram of host receiving mode

# Slave receiving mode

In the slave receiving mode, a certain number of data bytes can be received from the master transmitter. The status codes mentioned in this chapter It is assumed that the prescaler control bit is"0".

To start the slave receiving mode, you need to set TWAR with TWCR register.

TWAR Need to be set as follows:

	TWA6 TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	
Device slave address								

TWAR height of 7 When the bit is addressed by the host TWI The slave address to which the interface will respond. If LSB Position, TWI

Will respond to broadcast calls

Call address (0x00), otherwise ignore the broadcast call address.

TWCR Need to be set as follows:

TWINT TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
0 1	0	0	0	1	0	Х

TWEN Must be set to enable TWI interface, TWEA Must be set to make the master address (slave address or general call) to return confirmation message when it reaches itself ACK.TWSTA with TWSTO Must be cleared.

initialization TWAR with TWCR after that, TWI The interface waits until its own slave address (or broadcast address) is addressed. When the data direction bit following the slave address is "0" (Indicating a write operation), TWI Enter the slave receiving mode. When the data direction bit is "1" (Representing a read operation), TWI Enter the slave sending mode. After receiving its own slave address and write operation flag, TWINT The flag bit is set, and the valid status code is also updated to TWSR in. The appropriate response under each status code will be described in detail in the status code table. It should be noted that when the host modeTWI After the arbitration fails, you can also enter the slave receiving mode (see status code 0x68 with 0x78).

If during transmission TWEA Bit is reset,TWI Will return after receiving a byte NACK(High level) to SDA on-line. This can be used to indicate that the slave cannot receive more data. whenTWEA Bit is "0"Time,TWI It will not respond to its own slave address. butTWI Will still monitor the bus, once TWEA After being set, the address recognition and response can be restored. In other words, you can useTWEA Temporarily TWI The interface is isolated from the bus.

In sleep modes other than idle mode, TWI The clock of the interface can be turned off. If the slave receiver mode is enabled, the interface will use the bus clock to continue responding to the slave address or broadcast address. Address match will wake upMCU. During the wake-up period,
TWI Interface will remain SCL Is low until TWINT The flag is cleared. when TWI After the interface clock is restored to normal
Receive more data.

The status codes of the slave receiving mode are shown in the following table:


Status code table of slave receiving mode

status code	Bus and hardware status	Read/write Correct TW		WCR Operation		Hardware's next move	
		TWDR	STA	STO	TWINT	TWEA	
0x60	SLA+WReceived;	No fuck	Х	0	1	0	Will receive data;
	ACK Has been sent	Make					Will send NACK
		No fuck	х	0	1	1	Will receive data;
		Make					Will send ACK
0x68	send SLA+R/W Time	No fuck	х	0	1	0	Will receive data;
	Arbitration failed	Make					Will send NACK
	SLA+WReceived;	No fuck	Х	0	1	1	Will receive data;
	ACK Has been sent	Make					Will send ACK
0x70	Broadcast address has been received	d; no operation	Х	0	1	0	Will receive data;
	ACK Has been sent	Make					Will send NACK
		No fuck	Х	0	1	1	Will receive data;
		Make					Will send ACK
0x78	send SLA+R/W Time	No fuck	Х	0	1	0	Will receive data;
	Arbitration failed	Make					Will send NACK
	SLA+WReceived;	No fuck	Х	0	1	1	Will receive data;
	ACK Has been sent	Make					Will send ACK
0x80	Own data has been receiv	ved; read	Х	0	1	0	Will receive data;
	ACK Has been sent	data					Will send NACK
		Read	х	0	1	1	Will receive data;
		data					Will send ACK
0x88	Own data has been receiv	ved; read	0	0	1	0	Will switch to unaddressed

			ı	ı			I .
	NACK Has been sent	data					Slave mode
							Will not respond to slave ground
							Address and broadcast
		Read	0	0	1	1	Will switch to unaddressed
		data					Slave mode
							Will respond to slave ground
							site;
							TWGCE=1 Time will ring
							Should be broadcast
		Read	1	0	1	0	Will switch to unaddressed
		data					Slave mode
							Will not respond to slave ground
							Address and broadcast;
							Will send when the bus is idle
							give away START
		Read	1	0	1	1	Will switch to unaddressed
		data	•		<b>'</b>	'	Slave mode
		Juli					Will respond to slave ground
							site;
							TWGCE=1 Time will ring
							Should be broadcast
							Will send when the bus is idle
0.00				_		_	give away START
0x90	Broadcast data has been rece		X	0	1	0	Will receive data;
	ACK Has been sent	data					Will send NACK
		Read	Х	0	1	1	Will receive data;
		data					Will send ACK
0x98	Broadcast data has been rece		0	0	1	0	Will switch to unaddressed
	NACK Has been sent	data					Slave mode
							Will not respond to slave ground
							Address and broadcast
		Read	0	0	1	1	Will switch to unaddressed
		data					Slave mode
							Will respond to slave ground
							site;
							TWGCE=1 Time will ring
							Should be broadcast
		Read	1	0	1	0	Will switch to unaddressed
		data					Slave mode
							Will not respond to slave ground
							Address and broadcast;
							Will send when the bus is idle
							give away START
		Read	1	0	1	1	Will switch to unaddressed
		ricau	'	U	ı	ı	will Switch to unaddressed

		data					Slave mode
							Will respond to slave ground
							site;
							TWGCE=1 Time will ring
							Should be broadcast
							Will send when the bus is idle
							give away START
0xA0	Receive when the slave is working	No fuck	0	0	1	0	Will switch to unaddressed
	To STOP or	Make					Slave mode
	REPEATED START						Will not respond to slave ground
							Address and broadcast
		No fuck	0	0	1	1	Will switch to unaddressed
		Make					Slave mode
							Will respond to slave ground
							site;
							TWGCE=1 Time will ring
							Should be broadcast
		No fuck	1	0	1	0	Will switch to unaddressed
		Make			•		Slave mode
							Will not respond to slave ground
							Address and broadcast;
							Will send when the bus is idle
		No fuck	1	0	1	1	give away START
		Make	I	U	<b>I</b>	l I	Will switch to unaddressed Slave mode
		iviake					
							Will respond to slave ground
							site;
							TWGCE=1 Time will ring
							Should be broadcast
							Will send when the bus is idle
							give away START

The format and state diagram of the slave receiving mode are as follows:



Format and state diagram of slave receiving mode

## Slave sending mode

In the slave sending mode, a certain number of data bytes can be sent to the host receiver. The status codes mentioned in this chapter

It is assumed that the prescaler control bit is "0".

To start the slave receiving mode, you need to set TWAR with TWCR register.

TWAR Need to be set as follows:

TWA6 TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
	De	vice slave addres	is			

TWAR height of 7 When the bit is addressed by the host TWI The slave address to which the interface will respond. If LSB Position, TWI

Will respond to broadcast calls

Call address (0x00), otherwise ignore the broadcast call address.

TWCR Need to be set as follows:

TWINT TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
0 1	0	0	0	1	0	Х

TWEN Must be set to enable TWI interface, TWEA Must be set to make the master address (slave address or general call) to return confirmation message when it reaches itself ACK.TWSTA with TWSTO Must be cleared.

initialization TWAR with TWCR after that, TWI The interface waits until its own slave address (or broadcast address) is addressed. When the data direction bit following the slave address is "0" (Indicating a write operation), TWI Enter the slave receiving mode. When the data direction bit is "1" (Representing a read operation), TWI Enter the slave sending mode. After receiving its own slave address and read operation flag, TWINT The flag bit is set, and the valid status code is also updated to TWSR in. The appropriate response under each status code will be described in detail in the status code table. It should be noted that when the host modeTWI After the arbitration fails, you can also enter the slave transmission mode (see status code 0xB0).

If during transmission TWEA Bit is reset,TWI Will switch to unaddressed slave mode after sending the last byte. The host receiver gives the last byte of transmissionNACK or ACK Rear,TWSR The status code in the register will be updated to 0xC0 or 0xC8. If the master receiver continues to transmit, the slave transmitter will not respond, and the master will receive all "1"Data (ie 0xFF). When the slave has sent the last byte of data (TWEA Is cleared) and expect to get NACK Response, and the host wants to receive more data and send ACK In response,TWSR Will be updated to 0xC8.

when TWEA Bit is "0" Time, TWI It will not respond to its own slave address. but TWI Will still monitor the bus, once TWEA

After being set, the address recognition and response can be restored. In other words, you can use TWEA Temporarily TWI The interface is isolated from the bus.

In sleep modes other than idle mode,TWI The clock of the interface can be turned off. If the slave receiver mode is enabled, the interface will use the bus clock to continue responding to the slave address or broadcast address. Address match will wake upMCU. During the wake-up period,
TWI Interface will remain SCL Is low until TWINT The flag is cleared. whenTWI After the interface clock is restored to normal
Receive more data.

The status code of the slave sending mode is shown in the following table:


Status code table of slave sending mode

	Bus and hard		Application	n software re	esponse		
status code				Correct T	WCR Operation		Hardware's next move
	Piece status	TWDR	STA	STO	TWINT	TWEA	
0xA8	SLA+R Already	Download Data	Х	0	1	0	Will send the last number
	receive;						according to;
	ACK sent						Expect to receive NACK
	give away	Download Data	Х	0	1	1	Will send data;
							Will receive ACK
0xB0	hair give away	y Download Data	Х	0	1	0	Will send the last number
	SLA+R/W						according to;
	Arbitration						Expect to receive NACK
	defeat;	Download Data	Х	0	1	1	Will send data;
	SLA+R Already						Will receive ACK
	receive;						
	ACK sent						
	give away						

0xB8	Data has been sent give away; ACK Received	Download Data	х	0	1	0	Will send the last number
	Received	Download Data	Х	0	1	1	Expect to receive NACK  Will send data;  Will receive ACK
0xC0	Data has been sent give away;  NACK Already receive	No action	0	0	1	0	Will switch to unaddressed slave mode; Will not respond to the slave address and broadcast
		No action	0	0	1	1	Will switch to unaddressed slave mode; Will respond to the slave address; TWGCE=1 Will respond widely
		No action	1	0	1	0	Will switch to unaddressed slave mode; Will not respond to the slave address and broadcast; Will be sent when the bus is free START
		No action	1	0	1	1	Will switch to unaddressed slave mode; Will respond to the slave address; TWGCE=1 Will respond widely broadcast; Will be sent when the bus is free
0xC8	the last one  Data has been sent  give away;  ACK picked up	No action	0	0	1	0	Will switch to unaddressed slave mode; Will not respond to the slave address and broadcast
	Receive	No action	0	0	1	1	Will switch to unaddressed slave mode; Will respond to the slave address; TWGCE=1 Will respond widely
		No action	1	0	1	0	Will switch to unaddressed slave mode; Will not respond to the slave address and broadcast; Will be sent when the bus is free START
		No action	1	0	1	1	Will switch to unaddressed slave mode;



The format and status of the slave sending mode are shown in the figure below:



Format and state diagram of slave sending mode

## Other status

 $There \ are \ two \ status \ codes \ without \ corresponding \ TWI \ The \ status \ definition \ is \ shown \ in \ the \ following \ table:$ 

#### Other status code tables

			Applicat	ion software re	esponse		
status code	Bus and hardware status	Read/write		Correct TW	/CR Operation	Hardware's next move	
	state	TWDR	STA	STO T	WINT	TWEA	
0xF8	No state information; n	o operation		Do not o	perate TWCR		Wait or perform current operation
	TWINT = 0						Make
0x00	Unlawful START N	lo action	0	1	1	Х	Only affect internal hardware;
	or STOP cause						Will not send STOP To
	Bus error						On the bus; bus release
							And clear TWSTO Bit

status code 0xF8 Indicates that there is currently no relevant information because TWINT Marked as"0". This state may occur inTWI The interface is not involved in serial transmission or the current transmission has not been completed.

status 0x00 Indicates that a bus error occurred during serial transmission. Be illegalSTART or STOP Bus errors will occur when they occur. For example, in address and data, address and ACK Appeared in between START or STOP. Bus error will be set TWINT. In order to recover from the error, it must be setTWSTOAnd by writing"1"To clear TWINT. This will makeTWI The interface enters the unaddressed slave mode without generating STOP, And release SCL with SDA, And cleared TWSTO Bit. Combination mode

In some cases, in order to complete the desired work, several types of TWI Combine the patterns. For example, from serialEEPROM
To read data, a typical transmission includes the following steps:


- 1. The transmission must be started;
- 2. Must tell EEPROMThe location where the data should be read;
- 3. Must complete the read operation;
- 4. The transfer must end.

Note that data can be transferred from the master to the slave, and vice versa. The host tells the slave where to read the data, using the host sending mode. Next, read data from the slave, using the master receiving mode. The direction of transmission will change.

The host must maintain bus control at all stages, and all steps are uninterrupted operations. If in a multi-host system, in step2 with 3 In the meantime, another host changes the location of reading data, which breaks this principle. The location of the host reading data Would be wrong. Change the direction of data transmission by sending between the transmission address byte and the received data

REPEATED START To achieve. sendREPEATED START After that, the host still has control of the bus.

The following figure describes this transfer process:



Combine multiple TWI Mode to access serial EEPROMFigure

## Multi-host system and arbitration

If there are multiple hosts connected to the same TWI On the bus, one or more of them may start data transmission at the same time.


TWI The protocol ensures that in this case, through an arbitration process, one of the hosts is allowed to transmit without losing data. Let's take two masters trying to send data to the slave as an example to describe the process of bus arbitration.

There are several different situations that will produce the bus arbitration process:

- ?? Two or more masters communicate with one slave at the same time. In this case, neither the master nor the slave knows that there is competition on the bus;
- ?? Two or more masters simultaneously access the same slave with different data or operating directions. In this case, arbitration will occur.READ/WRITE Bit or data bit. When other hosts go toSDA Send online "0"When, to SDA Send online "1"The host will lose arbitration. The failed master will switch to the unaddressed slave mode, or wait for the bus to be free to send a newSTART Signal, it all depends on the operation of the application software. Two or more masters
- ?? access different slaves. In this case, the bus arbitration occurs at SLA stage. When other hosts go to SDA Send online "0" When, to SDA Send online "1" The host will lose arbitration. in SLA The host that fails during bus arbitration will switch to slave mode and check whether it is addressed by the host that has obtained bus control. If it is addressed, it will enter SR or ST Mode, it depends on SLA Back READ/WRITE Bit. If not found

Address, it will switch to the unaddressed slave mode, or wait for the bus to be free to send a new START signal, It depends on the operation of the application software.

The following figure describes the process of bus arbitration:



## Register definition

## TWI Register list

register	address	Defaults	description
TWBR	0x B8	0x00	TWI Bit rate register
TWSR	0xB9	0x00	TWI Status register
TWAR	0xBA	0x00	TWI Address register
TWDR	0xBB	0x00	TWI Data register
TWCR	0xBC	0x00	TWI Control register
TWAMR	0xBD	0x00	TWI Address mask register

TWBR - TWI Bit rate register

	<i>тwвr</i> – TWI Bit rate register								
addres	s: 0xB8					Defaul	lts: 0x00		
D:4	7	6	5	4		3 2		1	0
Bit	TWBR7	TWBR6	TWBR5	TWBR4	TW	/BR3 T	WBR2 TW	BR1 TWBR	0 R/WR/
R/W	R/W	R/W	R/W	R/W	٧	VR/WR	/W		
Bit	Name	description							
7:0	TWBR[7:0	TWI Bit rate selection control bit.  TWBR Is the frequency division factor of the bit rate generator. The bit rate generator is a frequency divider used to generateSCL clock. The formula for calculating the bit rate is as follows: $f_{scl} = f_{sys}/(16 + 2*TWBR*4_{TWPS}).$						frequency	

## TWSR - TWI Status register

			TWSR - TV	VI Status reg	iste	r			
address: (	0xB9					Defa	ults: 0xF8		
Bit	7	6	5	4		3 2		1	0
Name	TWS7	TWS6	TWS5	TWS4	T۱	WS3-		TWPS1 7	WPS0
R/W	R/W	R/W	R/W	R/W	F	R/WR/	W	R/WR/\	W
Bit	Name	description							
7:3	TWS[7:3] The n	5 Bit TWS read neaning of TWI	TWI Status flag bit.  5 Bit TWS reaction TWI The state of the logic and the bus. Different status values are different aning of TWI The description of the working mode. From TWSR The values read include 5 The state value of the bit and 2 The pre-scaling control bit of the bit, the pre-scaling bit should be masked when detecting the state "0". This is the setting of the status detection independent of the prescaler. Reserved.						
2	-								
1	TWPS1	TWI The presca	ler controls the l	high bit.					
				up together TWF	PS[1:	0], Used	d to control th	e bit rate pres	caler factor,
0	TWPS0	TWI The low b	it of prescaler	control.					
		TWPS0 with	ΓWPS1 Make ι	up together TWF	PS[1:	0], Used	d to control the	e bit rate pres	caler
		Factor, and	TWBR Contr	ol the bit rate to	geth	ner.			
		TWPS[1:0] Prescaler factor							
		0 1							
		1 4							
			2 16						
			3					64	

# TWAR - TWI Address register

TWAR -	TWI Address r	egister							
address	s: 0xBA				Defau	lts: 0x00			
Bit	7	6	5	4		3 2		1	0
Name	e TWAR6	TWAR5	TWAR4 TW	AR3	TW	AR2 T	WAR1 TW	AR0 TWG	CE R/
R/W	R/W	R/WR/\	NR/W		W	/R/WF	R/WR/W		
Bit	Name	description							
7:1	TWA[6:0]	TWI Slave ad TWA for TWI S This address re necessary to se	slave address.	ldress is not red	quired 1	for host	mode. But in a		
0	TWGCE	When set TW0	will Broadcast recognition enable control bit.  When set TWGCE Bit is "1"When, enable TWI Bus broadcast recognition. When setTWGCE Bit is 0"When, prohibit TWI Bus broadcast recognition. whenTWGCE Set and the received address rame is 0x00 Time,TWI The module will respond to this bus broadcast.						

# TWDR - TWI Data register

TWDR - 1	TWDR – TWI Data register								
address: (	OxBB					Defa	ults: 0xFF		
Bit	7	6	5	4		3	2	1	0
Name	TWD7	TWD6	TWD5	TWD4	T۱	WD3	TWD2	TWD1	TWD0
R/W	R/W	R/W	R/W	R/W	R	k/W	R/W	R/W	R/W
Bit	Name	description							
		TWI Data	register.						
7:0	TWD[7:0] TWD	Is the next l	yte on the b	us about to b	e tra	nsmitte	d, or just rec	eived from th	ne bus
		The last by	te reached.						

# TWCR - TWI Control register

			TWCR -	TWI Control	register				
address	s: 0xBC				Defa	ults: 0x00			
Bit	7	6	5	4	3	2	1	0	
Nam	e TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	
R/W	R/W	R/W	R/W	R/W	R	R/W	-	R/W	
Bit	Name	description							
7	TWINT	when TWI Finish th TWINT Bit. If the g TWI Interrupt s be extended. TWINT The flag bit hardware will not a immediatelyTWI O	TWINT The flag bit can only be written to this bit"1"Way to clear. Even if the interrupt service routine is executed, the hardware will not automatically clear this bit. At the same time, please note that clearing this bit will turn it on immediatelyTWI Operation. therefore, Clearing TWINTBefore the position, you must first complete the TWAR,						
6	TWEA	TWEA Bit control conditions is minuted in the state of th	TWAMR,TWSR with TWDR Register access.  TWI Enable the response control bit.  TWEA Bit control response pulse generation. When setTWEA Bit is"1", And one of the following conditions is met, it will be TWI A response pulse is generated on the bus:  1) Receive the slave address of the device;  2)TWGCE Receive a broadcast call when set;  3) One byte of data is received in the master receiving or slave receiving mode. When setTWEA Bit is"0"  Time, the device temporarily and TWI The bus is disconnected. After the bit is set, the device resumes						
5	TWSTA	TWI Start state control bit.  when CPU Wish to be TWI Need to be set when the host on the bus TWSTA Bit. The hardware will detect whether the bus is available, and when the bus is free, it will generate an initial state on the bus. When the bus is not idle,TWI Will wait until the stop state is detected, and then generate an initial state to declare that it wants to become the host. The software must be cleared after sending the initial stateTWSTA Bit.							


4	TWSTO	TWI Stop status control bit.  When in host mode TWSTO Bit is"1"Time,TWI A stop state will be generated on the bus, and then automatically cleared TWSTO Bit. In slave mode, setTWSTO Bit can make TWI  Recover from the error state. At this time, the stop state will not be generated, it will only letTWI Return to a defined unaddressed slave mode and release at the same time SCL with SDA The signal line is in a high impedance state.
3	TWWC wh	TWI Write conflict flag.  en TWINT When the flag bit is low, write TWDR Register will be set TWWC Flag bit.  when TWINT When the flag bit is high, write TWDR Register will be cleared TWWC Flag bit.
2	TWEN	TWI Enable control bit.  TWEN Bit enable TWI Operate and activate TWI interface. When setTWEN Bit is "1"Time,  TWI control IO Pin is connected to SCL with SDA Pin. When setTWEN Bit is "0"Time,  TWI The interface module is closed and all transmissions are terminated, including ongoing operations.
1	-	Reserved.
0	TWIE	TWI Interrupt enable control bit.  When set TWIE Bit is"1", And when the global interrupt is set, as long as TWINT If the flag is high, it will activate TWI Interrupt request.

TWAMR – TWI Address mask register

	TWAMR – TWI Address mask register											
address	s: 0xBD					Defau	lts: 0x00					
Bit	7	6 5 4				3 2		1	0			
Name	e TWAR6	TWAR5 1	WAR4 TW	AR3	ΤV	VAR2 1	WAR1 TW	AR0 TWG	CE R/			
R/W	R/W	R/WR/\	VR/W		١	WR/WR/WR/W						
Bit	Name	description	description									
7:1	TWAM[6:0]	TWAMfor 7 Bit corresponding address bit an	address bit. Who	rol bit. ss mask control. en the mask bit is arison result of th	s set, i	the addres	s matching logic	will ignore the re				
0	-	Reserved.										

## TWI Address matching logic

The picture below is TWI Address matching logic block diagram:



#### Analog comparator 0 (AC0)

- Z 10mV Comparison accuracy
- Z Factory offset calibration
- Z stand by 3 Off-chip analog input
- Z stand by ADC Multiplexed input (ADMUX)
- Z Supports internal differential amplifier input (DFFO)
- Z Support internal 8 Bit DAC enter(DAO)
- Z Programmable output digital filter control

#### Summary


The analog comparator compares the level of the positive terminal and the negative terminal of the input comparator. When the voltage at the positive terminal is higher than the voltage at the negative terminal, the output of the analog comparator ACO Is set. when ACO When the level changes, the edge of the signal can be used to trigger an interrupt. output signal ACO Can also be used to trigger a timer counter 1 Input capture and the timer generated PWM The output is controlled.

LGT8FX8P Integrated analog comparator ACO, Including a multi-channel analog input selector, the positive and negative input source of the comparator can be selected from an external port or from a variety of internally generated reference sources. The analog comparator itself supports offset calibration, which can ensure the consistency of the comparator's work. The comparator supports an optional hardware hysteresis function to improve the stability of the comparator output. At the same time, the output terminal of the comparator integrates a hardware that can be programmed with a digital filter, and the appropriate filter setting can be selected according to application requirements to obtain a more stable comparison output.

The output status of the comparator can be directly read through the register, or an interrupt request can be generated to achieve more efficient real-time events

Capture function. The output of the comparator can also be directly output to the outsideIO port.

Op Amp/Analog Comparator 0 The structure diagram is shown in the figure below.



Analog comparator 0 Function diagram

## Analog comparator input

Both input terminals of the analog comparator support a variety of optional input sources. Three inputs for the positive end are optional:

- 1. External independent analog input AC0P
- 2. Analog comparator 0/1 Common analog input ACXP  $\,$
- 3. internal 8 Bit DAC Output DAO

The selection of the input source is controlled by the status register COSR middle COBGBit and COXR Register COPSOBit common control, please refer to the register description part of this chapter for details.

ACOP for ACO Dedicated positive mode input channel. Note that in different packagesACOP The pin position is slightly different.QFP48 Encapsulated ACOP It is an independent port.QFP32 Encapsulate this ACOP Port and PD6 Parallel to one port.

ACXP Comparator 0/1 Common positive input.LGT8FX8P There are two analog comparators inside,ACXP The positive terminal multiplexing selector connected to the two comparators at the same time facilitates the cooperative work of the two comparators.

DAO From the inside 8 Bit DAC Output.DAC The reference source can be selected from system power, internal reference or input from external reference.DAC Please refer to the configuration DAC Related chapters.

C0BG	COPS0	ACO Positive input source
0	0	AC0P
0	1	ACXP
1	0	DAO
1	1	Turn off the positive input channel of the comparator

The negative input can also choose three different analog inputs:

- 1. Comparators 0/1 Common analog input ACXN
- 2. ADC Multiplexer output ADMUX
- 3. Internal differential amplifier output DFFO

The input channel of the negative terminal of the comparator is selected by ADC Modular ADCSRB In the register CME00/01 Position control. When the comparator negative input is selected as ADMUX, Need to pass ADC Modular ADMUX register CHMUX Bit selection analog input channel, in this mode, the input of the comparator can be expanded more flexibly.

ACXN Comparator 0/1 Common negative input, easy to realize comparator 0/1 Collaborative work;

DFFO From the internal differential amplifier output. Differential amplifier optionalx1/x8/x16/x32 Gain control, can achieve small Signal detection and measurement.

CME01	CME00	AC0 Negative input source
0	0	ACXN
0	1	ADMUX
1	0	DFFO
1	1	Close the negative input channel of the comparator


## Comparator output filtering

The output of the comparator supports a controllable hysteresis. Users can passCOXR Register COHYSE Bit enable hysteresis circuit. The hysteresis circuit can eliminate the unstable state of the comparator state change process and achieve the output filtering function.

It is recommended that users turn on the hysteresis circuit when using the comparator to obtain a stable comparator output. As shown in the figure below, the hysteresis circuit is located between the analog output and digital output of the comparator. When the input voltage of the positive terminal of the comparator

V<sub>NN</sub>-more than the(V<sub>NN</sub>-V<sub>H+</sub>)When the comparator COUT Output is high; when V<sub>NN</sub>-The voltage is less than (V<sub>NN</sub>-V<sub>H+</sub>)When the comparator output is low. The hysteresis circuit avoids the jitter caused by the circuit itself when the voltage at the positive terminal of the comparator is close to the voltage at the negative terminal.


 $The \ relationship \ between \ the \ hysteres is \ voltage \ of \ the \ comparator \ and \ the \ output \ of \ the \ comparator :$ 



Although the hysteresis circuit is very effective in suppressing the voltage ripple close to the threshold of the comparator, in the actual application environment, the input.

The signal will be disturbed by different intensities. Strong interference may cause the input level to rise instantaneously, which exceeds the threshold range of the hysteresis circuit and cannot be effectively suppressed.LGT8FX8P A programmable digital filter is integrated at the output of the comparator, which can filter out the effect of instantaneous interference on the output of the comparator. The digital filter can select the appropriate filter time width according to the application requirements. Only when the output of the comparator is stable and continues to meet the filter time limit, the filter circuit will update the output of the comparator.

## So as to achieve a more stable output result.



ACO Digital filtering through COXR Register COFEN as well as COFS Bit control, please refer to this chapter for specific setting methods Register definition part.

### Comparator output and PWMcontrol

LGT8FX8P Support multi-channel PWMOutput,PWMThe signal can be used in conjunction with the comparator module. The output of the comparator can be used for direct shutdownPWMSignal to achieve a more flexible PWMProtection scheme.

versus PWMFor output related control, please refer to the relevant part of the timer chapter.

# Register definition

## COSR – ACO Control and status registers

	COSR – ACO Control and status registers										
address: 0	0x50				Defaults: 0	0x80					
Bit	7	6	5	4	3	2	1	0			
Name	C0D	C0BG	C0O	COI	COIE	COIC	C0IS1	C0IS0			
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W			
Bit	Name	description									
7	COD	When set C0D	Nalog comparator disable bit.  When set C0D Bit is"1"When, the analog comparator is turned off.  When setC0D Bit is"0"When the analog comparator is turned on.								
6	COBG	common settir  01 = ACXP A  10 = intern	nalog comparator 0 Positive input source selection bit.C0BG versus C0XR Register C0PS0 Bit ommon setting AC0 Positive input source, {C0BG, C0PS0} = 00 = AC0P As positive input  1 = ACXP As positive input  0 = internal DAC As the positive input  1 = shut down AC0 The positive input source								
5	C0O	The output of t	of the analog comparator output status bit.  The output of the analog comparator is directly connected to the COO Bit. Software can readCOO  The value of the bit is used to obtain the output value of the analog comparator.								
4	COI	The interrupt flag When the outpu The bit is set. Whe When executing t This bit can also b	en the interrupt of the analog compa	nalog compara	"1"And when the	global interrupt is	set, an interrupt	is generated.			
3	COIE	The interrupt enabl When set COIE When setCOIE	Bit is 1, And e	nable the glob		•					
2	COIC	enable bit  COIC = 1, Timer co  COIC = 0, Timer									
1	C0IS1	comparator inte	rrupt mode co	ntrol high bit.							
0	C0IS0	Analog compara	ator interrupt m	ode control lov	bit.C0IS0 with 0	COIS1 Make up t	ogether C0IS[1:	0], Used to			
		control the inter	rupt trigger mo	ode of the analo	g comparator.						
		COIS	[1:0]	Interrupt m	ode						
		0	0	ACO Trig	ger on rising o	or falling edge	9				
		0	1	Reserved.							
		1	0	ACO Fallir	ng edge trigger						
		1	1	ACO Trigger	on the rising edge o	of					

## ADCSRB - ADC Control and status registers B

				ADC	GRB – ADC Contro	l and status regi	sters B					
address:	0x7B		Defaults: 0x00									
Bit	Bit		7	6	5	4	3	2	1	0		
Nam	ne	CMI	E01	CME00	CME11	CME10	ACTS	ADTS2	ADTS1	ADTS0		
R/V	٧	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Nar	ne	descriptio	on								
7	СМ	E01	1 0 O A	Negative inpu	t selection, CN	ME0 = {CME01	, CME00}					
6	СМ	E00	00: E	xternal port A	CXN As AC0 N	legative input						
			01: A	DC Multiplex	ed output as	s AC0 Negati	ve input					
			10: Di	ifferential amp	ifier output as	AC0 Negative	input					
			11: sh	ut down AC0 Ne	gative input sou	irce						
5	СМ	E11	AC1 Negative input selection, CME1 = {CME11, CME10}									
4	СМ	E10	00: E	xternal port A	CXN As AC1 N	legative input						
			01: E	xternal port	AC1N As AC1	Negative in	put					
			10: AE	OC internal 1/5 P	artial pressure a	s AC1 Negative	input					
			11: The	e output of the dif	ferential op amp	is as AC1 Negative	e input					
3	AC	CHS	AC Trig	ger source channel	selection							
			0 – AC	0 Output as AD0	Automatic con	version trigger s	source					
			1 – AC	1 Output as AD0	Automatic con	version trigger s	source					
2:0	ΑE	DTS	see Al	DC Register desc	ription.							

## COXR - ACO Auxiliary control register

					COXR – ACO Auxili	ary control regis	ster				
address:	0x51		Defaults: 0x00								
Bi	t	7		6 5 4 3 2 1						0	
Nar	ne	-		C0OE	COHYSE	C0PS0	C0WKE	COFEN	C0FS1	C0FS0	
R/\	V	-		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Nan	ne	descripti								
7		-	Kee	p							
6	C	OOE	ACO Enable control of comparator output to external port  COOE = 1, ACO The comparator output to the external port PD2 COOE = 0,  Disable the output of the comparator to the external port								
5	COF	HYSE	1 = Er	he output hyster hable output hyssable output hys		bles control.					
4									r definition		
3	CO	WKE			for wake-up fr	·					

		0 = Turn off the wake-up function of the comparator output						
2	C0FEN	omparator digital filter enable control.						
		= Enable digital filter						
		0 = Disable digital filter						
1:0	C0FS[1:0]	Comparator digital filter width setting						
		00 = shut down						
		01 = 32us						
		10 = 64us						
		11 = 96us						

#### Analog comparator 1 (AC1)

- Z 10mV Comparison accuracy
- Z Factory offset calibration
- Z stand by 4 Off-chip analog input
- Z Support internal 1/5 Voltage divider input (VDO)
- Z Supports internal differential amplifier input (DFFO)
- Z Support internal 8 Bit DAC enter(DAO)
- Z Programmable output filter control

#### Summary


The analog comparator compares the level of the positive terminal and the negative terminal of the input comparator. When the voltage at the positive terminal is higher than the voltage at the negative terminal, the output of the analog comparator ACO Is set. when ACO When the level changes, the edge of the signal can be used to trigger an interrupt. output signal ACO Can also be used to trigger a timer counter 1 Input capture and the timer generated PWM The output is controlled.

LGT8FX8P Integrated analog comparator AC1, Including a multi-channel analog input selector, the positive and negative input source of the comparator can be selected from an external port or from a variety of internally generated reference sources. The analog comparator itself supports offset calibration, which can ensure the consistency of the comparator's work. The comparator supports an optional hardware hysteresis function to improve the stability of the comparator output. At the same time, the output terminal of the comparator integrates a hardware that can be programmed with a digital filter, and the appropriate filter setting can be selected according to application requirements to obtain a more stable comparison output.

The output status of the comparator can be directly read through the register, or an interrupt request can be generated to achieve more efficient real-time events

Capture function. The output of the comparator can also be directly output to the outsideIO port.

Analog comparator 1 The structure diagram is shown in the figure below.



Analog comparator 1 Module structure diagram

## Analog comparator input

 $Both\ input\ terminals\ of\ the\ analog\ comparator\ support\ a\ variety\ of\ optional\ input\ sources.\ Three\ inputs\ for\ the\ positive\ end\ are\ optional:$ 

- 1. External independent analog input AC1P
- 2. Analog comparator 0/1 Common analog input ACXP

## 3. internal 8 Bit DAC Output DAO

The selection of the input source is controlled by the status register C1SR middle C1BGBit and C1XR Register C1PS0Bit common control, please refer to the register description part of this chapter for details.

AC1P for AC1 Dedicated positive mode input channel.

ACXP Comparator 0/1 Common positive input.LGT8FX8P There are two analog comparators inside,ACXP The positive terminal multiplexing selector connected to the two comparators at the same time facilitates the cooperative work of the two comparators.

DAO From the inside 8 Bit DAC Output.DAC The reference source can be selected from system power, internal reference or input from external reference.DAC Please refer to the configuration DAC Related chapters.

C1BG	C1PS0	AC1 Positive input
0	0	ACXP
0	1	AC1P
1	0	DAO
1	1	Turn off the positive input channel of the comparator

Negative input can also be selected 4 Different analog inputs:

- 1. External analog input AC1N As AC1 Negative input
- 2. Comparators 0/1 Common negative input ACXN
- 3. ADC internal 1/5 Voltage divider output as AC1 Negative input
- 4. Internal differential amplifier output DFFO As AC1 Negative input

The input channel of the negative terminal of the comparator is selected by ADC Modular ADCSRB In the register CME11/10 Position control. When the comparator negative input is selected as ADC When the internal multiplexer output, it needs to pass ADC Modular ADCSRC register

VDS Bit selects the input reference source of the multi-channel voltage division.

 ${\sf ACXN\ Comparator\ 0/1\ Common\ negative\ input,\ easy\ to\ realize\ comparator\ 0/1\ Collaborative\ work;}$ 

DFFO From the internal differential amplifier output. Differential amplifier optionalx1/x8/x16/x32 Gain control, can achieve small Signal detection and measurement.

CME11	CME10	AC1 Negative input
0	0	ACXN
0	1	AC1N
1	0	VDO
1	1	DFFO


## Comparator output filtering

The output of the comparator supports a controllable hysteresis. Users can passC1XR Register C1HYSE Bit enable hysteresis circuit. The hysteresis circuit can eliminate the unstable state of the comparator state change process and achieve the output filtering function.

It is recommended that users turn on the hysteresis circuit when using the comparator to obtain a stable comparator output. As shown in the figure below, the hysteresis circuit is located between the analog output and digital output of the comparator. When the input voltage of the positive terminal of the comparator

Vn-more than the(Vn-V+V+)When the comparator COUT Output is high; when Vn+The voltage is less than (Vn-V+)When the comparator output is low. The hysteresis circuit avoids the jitter caused by the circuit itself when the voltage at the positive terminal of the comparator is close to the voltage at the negative terminal.


The relationship between the hysteresis voltage of the comparator and the output of the comparator:



Although the hysteresis circuit is very effective in suppressing the voltage ripple close to the threshold of the comparator, in the actual application environment, the input.

The signal will be disturbed by different intensities. Strong interference may cause the input level to rise instantaneously, which exceeds the threshold range of the hysteresis circuit and cannot be effectively suppressed.LGT8FX8P A programmable digital filter is integrated at the output of the comparator, which can filter out the effect of instantaneous interference on the output of the comparator. The digital filter can select the appropriate filter time width according to the application requirements. Only when the output of the comparator is stable and continues to meet the filter time limit, the filter circuit will update the output of the comparator.

## So as to achieve a more stable output result.



AC1 Digital filtering through C1XR Register C0FEN as well as C1FS Bit control, please refer to this chapter for specific setting methods Register definition part.

### Comparator output and PWMcontrol

LGT8FX8P Support multi-channel PWMOutput,PWMThe signal can be used in conjunction with the comparator module. The output of the comparator can be used for direct shutdownPWMSignal to achieve a more flexible PWMProtection scheme.

versus PWMFor output related control, please refer to the relevant part of the timer chapter.

# Register definition

C1SR – AC1 Control and status registers

			C1SR - AC1	Control and stat	us registers					
address: (	0x2F				Defaults: 0	)x80				
Bit	7	6	5	4	3	2	1	0		
Name	C1D	C1BG	C10	C1I	C1IE	C1IC	C1IS1	C1IS0		
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description								
7	C1D	When set C1D	Analog comparator disable bit.  When set C1D Bit is"1"When, the analog comparator is turned off.  When setC1D Bit is"0"When the analog comparator is turned on.							
6	C1BG	common settin $00 = ACXP A$ $01 = AC1P A$ $10 = intern$	Analog comparator 1 Positive input source selection bit.C1BG versus C1XR Register C1PS0 Bit common setting AC1 Positive input source, {C1BG, C1PS0} = 00 = ACXP As positive input 01 = AC1P As positive input 10 = internal DAC As the positive input 11 = shut down AC1 The positive input source							
5	C10	The output of	of the analog comparator output status bit.  The output of the analog comparator is directly connected to the C10 Bit. Software can readC10  The value of the bit is used to obtain the output value of the analog comparator.							
4	C1I	The bit is set. Who	at event of the a en the interrupt of the analog compa	nalog compara	tor is triggered by "1"And when the entropy contine, C1I	global interrupt i	s set, an interrupt	is generated.		
3	C1IE		Bit is 1, And e	nable the glob	al interrupt,AC lisabled. Analo	•				
2	C1IC				comes from the o					
1	C1IS1	comparator inte	errupt mode coi	ntrol high bit.		-				
0	C1IS0	Analog compara	ator interrupt m	ode control low	bit.C1IS0 with 0	C1IS1 Make up t	ogether C1PS[1:	:0], Used to		
		control the inte	rrupt trigger mo	ode of the analo	g comparator.					
		C1IS	[1:0]	Interrupt m	ode					
		0	0	AC1 Trigg	ger on rising o	or falling edge				
		0	1	Reserved.						
		1	0	AC1 Fallir	ng edge trigge	er				
		1	1	AC1 Trigger o	on the rising edge of	f				

## ADCSRB - ADC Control and status registers B

				ADC	GRB – ADC Contro	l and status regi	sters B					
address:	0x7B		Defaults: 0x00									
Bit	Bit		7	6	5	4	3	2	1	0		
Nam	ne	CMI	E01	CME00	CME11	CME10	ACTS	ADTS2	ADTS1	ADTS0		
R/V	٧	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Nar	ne	descriptio	on								
7	СМ	E01	1 0 O A	Negative inpu	t selection, CN	ME0 = {CME01	, CME00}					
6	СМ	E00	00: E	xternal port A	CXN As AC0 N	legative input						
			01: A	DC Multiplex	ed output as	s AC0 Negati	ve input					
			10: Di	ifferential amp	ifier output as	AC0 Negative	input					
			11: sh	ut down AC0 Ne	gative input sou	irce						
5	СМ	E11	AC1 Negative input selection, CME1 = {CME11, CME10}									
4	СМ	E10	00: E	xternal port A	CXN As AC1 N	legative input						
			01: E	xternal port	AC1N As AC1	Negative in	put					
			10: AE	OC internal 1/5 P	artial pressure a	s AC1 Negative	input					
			11: The	e output of the dif	ferential op amp	is as AC1 Negative	e input					
3	AC	CHS	AC Trig	ger source channel	selection							
			0 – AC	0 Output as AD0	Automatic con	version trigger s	source					
			1 – AC	1 Output as AD0	Automatic con	version trigger s	source					
2:0	ΑE	DTS	see Al	DC Register desc	ription.							

## C1XR - AC1 Auxiliary control register

		C1XR – AC1 Auxiliary control register										
address	0x3A		Defa	Defaults: 0x00								
Bi	t	7		6 5 4 3 2						0		
Nar	ne	-		C1OE	C1HYSE	C1PS0	C1WKE	C1FEN	C1FS1	C1FS0		
RΛ	Ν	-		R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Nan	ne	descripti									
7		-	Kee	p								
6	C1	IOE	AC1 E	nable control o	of comparator o	ıtput to externa	l port					
			C10E	= 1, AC1 The con	nparator output to	the external poi	t PE5 C1OE = 0,					
			Disabl	e the output of t	he comparator to	the external por	t					
5	C1F	IYSE	AC1 The output hysteresis function enables control.									
			1 = Enable output hysteresis									
			0 = Dis	sable output hys	teresis							
4	C1	PS0	AC1 Th	e positive input so	urce selects the lov	bit.						
			C1PS0	) versus C1BG J	oint control AC1	For the positive	e input source,	please refer to	o C1SR Registe	r definition		
3	C1\	NKE	AC1 E	Enable control	for wake-up fr	om sleep.						
			1 = Ena	able the wake-up fo	unction of the comp	arator output						

		0 = Turn off the wake-up function of the comparator output					
2	C1FEN	Comparator digital filter enable control.					
		1 = Enable digital filter					
		0 = Disable digital filter					
1:0	C1FS[1:0]	Comparator digital filter width setting					
		00 = shut down					
		01 = 32us					
		10 = 64us					
		11 = 96us					


## Digital-to-analog converter (DAC)

- Z 8 Digital-to-analog conversion output
- Z DAC The output can be used as an analog comparator reference input
- ${\sf Z}$  stand by DAC Output to external port (DAO)
- Z Optional VCC/AVREF/IVREF Voltage divider power supply

#### Summary

LGT8FX8P Internally integrated one 8 Bit Programmable Digital-to-Analog Converter (DAC).DAC The reference power input can be selected from the system working power supply, the internal reference voltage source or from the external port of the chip AVREF enter.DAC The output can be selected as an internal comparator ACO/1 The input source can also be directly output to the external pins of the chip as an external reference, when DAC When outputting to an external pin, it cannot be directly used to drive the load. It needs to be driven by a voltage follower or other similar drive.

Moving circuit.DAC The internal structure is shown in the figure below:



## Register definition

## **DACON-DAC Control register**

DACON– DAC Control register									
address: 0xA0					0000_000	00			
Bit	7	6	5	4	3	2	1	0	
ыс	-	-	-	-	DACEN	DAOE	DAVS1	DAVS0	
R/W	-	-	-	-	R/W	W/R	R/W	W/R	
Bit	Name	description	description						
7:4	-	Keep							
3	DACEN		control bit DAC Module DAC Module						
2	DAOE	1 = Enable I	DAC Output to external port enable control  1 = Enable DAC Output to external PD4 0 =  Prohibit DAC Output to external port						
1	DAVS1	DAC Reference v	oltage source sele	ction bit 1					
0	DAVS0	DAC Reference	e voltage sour	ce selection bit	0. [DVS1, DVS0]	=			

	00: Voltage source to select system operating voltage VCC 01:
	Voltage source is selected as external input AVREF 10: The voltage
	source is selected as the internal reference voltage
	11: shut down DAC The reference source will be closed at the same time DAC Module


# **DALR-DAC Data register**

VRCON1– DAC1 Control register									
address: 0	xA1				0000_000	00			
Bit	7	6	5	4	3	2	1	0	
	DALR[7:0]								
R/W		W/R							
Bit	Name	description							
7:0	DALR	DAC Output  VDAO = VRE  among them:		OALR Relations	ode output hip:	voltage			
		VREFFOR DAC	Reference volt	tage source, by	/ DACON Regis	ter DAVS Bit s	election		

#### 12 Bit analog-to-digital converter (ADC)

- z 12 Bit resolution, DNL for±1LSB, INL for±1.5LSB
- Z At the highest resolution, the sampling rate is up to 500KSPS
- Z 12 Multiplexed single-ended input channels
- Z Multiple input programmable gain differential amplifier channels
- Z The input voltage range is 0-VCC
- Z internal 1.024V/2.048V/4.096V Reference voltage
- Z support AVCC And external reference voltage input
- Z Internal multiple input 1/5,4/5 Voltage divider circuit supports offset
- Z calibration in positive and negative directions
- Z Automatic start conversion trigger mode based on interrupt source
- Z Support automatic channel monitoring of up/down overflow
- Z The conversion result supports optional alignment mode
- Z Conversion end interrupt request

#### Overview



The analog-to-digital converter is one 12 Successive approximation ADC.ADC With a 17 Channel analog multiplexer connection

Connect to the external port of the chip 12 Analog inputs and 5 The internal voltage source of the channel performs sampling and conversion.ADC

A programmable gain is integrated inside x1/x8/x16/x32 Differential operational amplifier, the amplifier input can come from an external port or

ADC The output of the multiplexer. The result of the differential op amp can be used asADC Analog input.

ADC The internal analog input source includes from ADC Internal multiple input voltage divider; internal reference voltage source; internal analog reference ground and analog output from the touch button module. Simultaneous output of internal multiple input voltage divider4/5,1/5 Two way

Voltage; the input of the voltage divider can choose the level from the external port or from the system power supply.

ADC Support offset calibration. The process of offset calibration is controlled by software. The offset calibration includes the calibration amount in both positive and negative directions. After the offset calibration is enabled.ADC The controller will automatically use the positive and negative calibration value pairs ADC Sampling results are calibrated.

For the method of offset calibration, please refer to the relevant part of this chapter

#### ADC Operation

ADC Convert the input analog voltage into a 12 The number of bits. Minimum representativeGND, The maximum value represents the reference voltage minus 1LSB. The reference voltage source can beADC Power supply voltage AVCC, External reference voltage AVREF Or internal 1.024V/2.048V Reference voltage by writing ADMUX Register REFS Bit to choose.

The analog input channel can be written by ADMUX Register CHMUX Bit to choose. anyADC The input pins, external reference voltage pins, and internal reference voltage sources can all be used as ADC Single-ended input. Set byADTMR Register DIFS

Can be ADC The input channel is switched to the internal differential amplifier. The input source and gain of the differential amplifier can be passed DAPCR Register settings.

By setting ADCSRA Register ADEN Bit to start ADC, ADEN When cleared ADC Does not consume power, so it is recommended to turn off before entering sleep mode ADC.

ADC The result of the conversion is 12 Bit, store and ADC Data register ADCH and ADCL in. The conversion result is right-aligned by default, but it can be set by ADMUX Register ADLAR The bits become left-justified.

If it is set to left-align the conversion result, and the highest only needs8Bit conversion accuracy,

Then just readADCHWill suffice.

Otherwise, read it first ADCL, Then read ADCH, To ensure that the content in the data register is the result of the same conversion.

Once readADCL After the data register ADCL with ADCH Latched, read ADCH After the conversion result can be updated to the data register ADCL with ADCH.

ADC The end of the conversion can trigger an interrupt. Even if the end of the conversion occurs at ADCL versus ADCH In the meantime, the interrupt will still trigger.

## Start a conversion

to ADC Start conversion bit ADSC Bit write"1"You can start a single conversion. This bit remains high during the conversion process and is cleared by hardware until the conversion is completed. If the channel is changed during the conversion, then ADC This conversion will be completed before changing the channel.

ADC There are different trigger sources for conversion. Set upADCSRA Register ADC Auto trigger enable bit ADATE You can enable automatic triggering. Set upADCSRB Register ADC Trigger selection bit ADTS You can select the trigger source. When the selected trigger signal generates a rising edge, ADC The prescaler resets and starts conversion. This provides a way to initiate conversion at fixed intervals. Even if the trigger signal still exists after the conversion, a new conversion will not be started. If the trigger signal generates a rising edge during the conversion process, this rising edge will also be ignored. Even if the specific interrupt is disabled or the global interrupt enable bit is"0", Its interrupt flag will still be set. This can trigger a conversion without generating an interrupt. But in order to trigger a new conversion when the next interrupt event occurs, the interrupt flag must be cleared.

use ADC The interrupt flag is used as the trigger source, which can start the next time after the current conversion ends ADC Conversion. after that ADC It works in continuous conversion mode, continuously sampling and ADC The data register is updated. First turn

Change is through to ADCSRA Register ADSC Bit write"1"To start. In this mode, subsequentADC Conversion does not depend on ADC Interrupt flag ADIF Whether to set.

If auto trigger is enabled, set ADCSRA Register ADSC A single conversion will be initiated. ADSC The flag can also be used to detect whether the conversion is in progress. No matter how the conversion is initiated, during the conversion process ADSC Has always been "1".

#### Prescaler and ADC Conversion timing

Under default conditions, the successive approximation circuit requires a slave 300KHz To 3MHz Input clock for maximum accuracy. If the required conversion accuracy is lower than 12 Bit, then the frequency of the input clock can be higher than 3MHz, In order to achieve a higher sampling rate.

ADC The module includes a prescaler, which can generate acceptable ADC Input clock. Prescaler pass ADCSRA Register ADPS Bit to be set. PositionADCSRA Register ADEN Will enable ADC, The prescaler starts counting, as long asADEN Bit is"1", The prescaler keeps counting until ADEN It is cleared.

ADCSRA Register ADSC After being set, the single-ended conversion is in the next ADC Start on the rising edge of the clock cycle. Required for normal conversion15 A ADC Clock cycle. ADC Enable (ADCSRA Register ADEN Set) after need 50 A ADC The input clock cycle initializes the analog circuit before the first conversion can be effectively performed.

in ADC During the conversion process, the sampling and holding is at the beginning of the conversion 1.5 A ADC The input clock starts, and the first time ADC The result of the conversion is output after the start 14.5 A ADC Input clock. After the conversion, ADC The result is sent to ADC Data register, and ADIF The flag bit is set. ADSC It is cleared at the same time. The software can be set again afterwards ADSC Flag or automatically trigger to start a new conversion.

#### Sampling channel and reference voltage

ADMUX In the register MUX and REFS Single buffering is realized through temporary registers. CPU Random access to temporary registers is possible. Before the conversion starts, CPU The choice of channel and reference source can be configured at any time. to ensure that ADC There is sufficient sampling time, once the conversion starts, the configuration of channel and reference source selection is not allowed. After the conversion is complete (ADCSRA Register ADIF After setting), the channel and reference source selection will be updated. The start time of the conversion is ADSC Next after set ADC The rising edge of the input clock. Therefore, it is recommended that the user set ADSC The one after ADC Do not operate during the input clock cycle ADMUX To select a new channel and reference source.

When using automatic triggering, the time when the trigger event occurs is uncertain. In order to control the impact of the new settings on the conversion, the update ADMUX Be especially careful when registering. IfADATE and ADEN Both are set, the interruption time can occur at any time, so as to automatically trigger and start ADC Conversion. If it changes during this periodADMUX The contents of the register, then the user cannot distinguish whether the next conversion is based on the old configuration or the new configuration. It is recommended that users checkADMUX Update:

#### 1)ADATE or ADEN Bit is"0";

## 2) During the conversion process, but at least one ADC Input clock cycle;

3) After the conversion ends, but before the interrupt flag of the trigger source is cleared. If you update in any of the cases mentioned aboveADMUX, Then the new configuration will take effect before the next conversion. selectADC Note that when inputting channels, select the channel before starting the conversion. ADSC The one after the set ADC After the clock cycle, a new analog input channel can be selected, but the easiest way is to wait until the conversion is complete before changing the channel.

ADC Reference voltage source V<sub>ref</sub> Reflects ADC The conversion range. If the single-ended channel level exceedsV<sub>ref</sub>, The conversion result will be close to the maximum 0xFFF.V<sub>ref</sub>Can be AVCC, External AREF The voltage of the pin, the internal reference voltage source.


## Use internal benchmarks (1.024V/2.048V/4.096V)Precautions:

After the chip is powered on, the internal reference is calibrated to 1.024V, If the user uses 1.024V The internal benchmark can be used directly without other operations. But if you need to use2.048V or 4.096V It is necessary to update the calibration value of the internal reference by itself.2.048V/4.096V The calibration value of is loaded into the register after power-on VCAL2/3(0xCE/0xCC), When the program is initialized, the VCAL2/3 The value of is read in and written to VCAL(0XC8)The register is now calibrated.

#### Automatic channel monitoring

Automatic channel monitoring mode is used for real-time monitoring and selection ADC The voltage change of the input channel. Software passADCSRC Register AMEN Bit enable automatic channel monitoring function, ADC Automatically convert the voltage of the selected channel, when the conversion result is outside the given overflow range, it will be set ADC Interrupt flag bit (ADIF), And stop automatic monitoring at the same time. The software can respond to the overflow event by interrupt or query. ADMSC Register AMOF Bits are used to indicate the type of overflow event. ADIF

The flag bit is automatically cleared by hardware after responding to the interrupt reset; in query mode, it can be written by software 1 Cleared. Only ifADIF Cleared and set by ADCSRC Register AMEN Bit to re-enable the auto-monitoring mode.



To overcome a single ADC Unstable conversion results, automatic detection supports a configurable digital filtering function. Digital filter

The wave detects the continuous conversion results, and only when a consistent result is obtained within a limited number of consecutive conversions, the

overflow event is triggered. The number of consecutive conversions can be passedADMSC Register AMFC[3:0]Bit setting.

Automatic channel monitoring function passed ADCSRC Register AMEN Position control. registerADT0 Used to set the threshold of underflow; ADT1 Used to set the overflow threshold. ADT0/1 for 16 Bit register. Software setAMEN After the position, it will stop immediately ADC The current conversion action, and reset ADC Control state, and then enter automatic conversion mode.

Before starting the automatic channel detection mode, you need to set the detected channel and other related configurations. Software can be cleared at any timeAMEN Register, disable automatic detection mode.

## Multiple input voltage divider circuit (VDS)

ADC It contains a multi-input voltage divider module inside. Voltage divider input voltage source can be selected from external ADC Input channel (

ADC0/1/4/5), external reference AVREF Or simulate working power. Simultaneous output of voltage divider module4/5 as well as 1/5 The two voltages are to ADC internal 12,13 Input channel. among them4/5 This way is mostly used ADC Offset calibration1/5 Except for internal offset calibration, it is mostly used for power supply voltage detection and similar applications. The related functions of the voltage divider circuit are mainly composed of ADCSRD Register control is realized.

#### ADC Offset calibration

Due to the deviation of the manufacturing process and the inherent characteristics of the circuit structure, it will cause ADC The internal comparator circuit produces different degrees of offset errors. Therefore, the offset voltage is compensated to produce high-precisionADC The conversion structure is very critical.

LGT8FX8P Inside the chip ADC Support the related interface of offset voltage test, can complete the offset measurement and calibration with the cooperation of software.

#### Principle of offset calibration:

Offset calibration is mainly done by changing the input polarity of the internal comparator, testing in both positive and negative directions ADC Conversion result. Since the offset voltage in the positive and negative directions is also expressed in two polarities, an intermediate offset error value can be obtained by subtracting the results of these two conversions. In normal application, the conversion result can be adjusted accordingly according to this offset voltage.

#### Offset calibration process:

- 1. Configuration VDS Module, will VDS The input source is selected as the analog power supply (AVCC)
- 2. ADC The reference voltage is selected as the analog power supply (AVCC)
- 3. ADCSRC[SPN] = 0, ADC Read 4/5VDO Channel, the conversion value is recorded as PVAL
- 4. ADCSRC[SPN] = 1, ADC Read 4/5VDO Channel, conversion value record bit NVAL
- 5. Will value (NVAL PVAL) >>1 Store to OFR0 register
- 6. ADCSRC[SPN] = 1, ADC Read 1/5VDO Channel, the conversion result is recorded as NVAL
- 7. ADCSRC[SPN] = 0, ADC Read 1/5VDO Channel, conversion result record bit PVAL
- 8. Will value (NVAL PVAL) >> 1 Store to OFR1 register
- 9. Set up ADCSRC[OFEN]=1 Enable offset compensation function

Special attention: Since the offset error has positive and negative directions, the above data and calculations are all signed operations.

Need to change during offset calibration ADC Related configuration, so it is recommended that the offset calibration be completed before the configuration used normally to make. In order to improve the calibration accuracy, it is recommendedADC Sampling and filtering multiple times when reading the channel conversion.

Offset calibration OFR0/1 After the configuration is complete, pass OFEN Bit enables automatic offset compensation. After normal conversion in the future,

ADC Control will be based on ADC Conversion results, used automatically OFR0/1 Make compensation.

#### ADC Dynamic calibration

The offset calibration method described above is based on the offset in a test environment and test input. When the system environment changes, ADC The imbalance will change accordingly. Therefore, if real-time calibration compensation can be achieved, it will be helpful to overcome the performance difference caused by the change of the device with the working environment, and improveADC Measurement accuracy is very important.

Here is a suggested algorithm. Based on the principle of the offset calibration algorithm, it can dynamically compensate the offset error caused by the working environment and obtain consistent and accurate test results.

This method does not need to calculate the offset voltage, nor does it need to enable offset compensation (OFEN). The algorithm only needs to passSPN control

ADC The polarity of the switch is different SPN Down-sampling the two measurement results, the errors introduced by the offset in the two results appear in both
positive and negative directions, so we can simply offset the errors caused by the disappearance by adding and averaging.

We assume that when ADC When converting, the test error introduced by the offset is VOFSAnd therefore control SPN Do it twice in a row ADC Convert, get ADC The conversion result can be expressed as:

SPN = 1 Time, Vadc1 = VREL + Vofs1

SPN = 0 Time, VADC0 = VREL - VOFS0

We add the two measurement results to eliminate VorsInput to the actual sample VRELThe impact. Due to the circuit Matching characteristics, VorsIwith VorsoIt may not be exactly the same, but overall the effect of compensating for the offset error can still be achieved.

#### Dynamic offset compensation algorithm flow

1. Initialize according to application needs ADC Conversion parameters

- 2. Set up SPN=1, start up ADC Sample, record ADC The sampling result is  $\ensuremath{\mathsf{VADC1}}$
- 3. Set up SPN=0, start up ADC Sample, record ADC The sampling result is VADC2
- 4. (VADC1 + VADC2) >> 1 This time ADC Conversion result

In practical applications, this algorithm can be combined with the sampling average algorithm to get a more ideal effect.

## Register definition

## ADC Register list

register	address	Defaults	description
ADCL	0x78	0x00	ADC Data low byte register
ADCH	0x79	0x00	ADC Data high byte register
ADCSRA	0x7A	0x00	ADC Control and status registers A
ADCSRB	0x7B	0x00	ADC Control and status registers B
ADMUX	0x7C	0x00	ADC Multiplex control register
ADCSRC	0x7D	0x01	ADC Control and status registers C
DIDR0	0x7E	0x00	Digital input inhibit control register 0
DIDR1	0x7F	0x00	Digital input inhibit control register 0
DAPCR	0xDC	0x00	Differential amplifier control register
OFR0	0xA3	0x00	Offset compensation register 0
OFR1	0xA4	0x00	Offset compensation register 1
ADT0L	0xA5	0x00	Automatic monitoring of low underflow threshold 8 Bit
ADT0H	0xA6	0x00	Automatic monitoring of underflow threshold is high 8 Bit
ADT1L	0xAA	0x00	Automatic monitoring of low overflow threshold 8 Bit
ADT1H	0xAB	0x00	Automatic monitoring of high overflow threshold 8 Bit
ADMSC	0xAC	0x01	Automatic monitoring of status and control registers
ADCSRD	0xAD	0x00	ADC Control and status registers D

ADCL - ADC Data low byte register

	ADCL – ADC Data low byte register										
addre	ss: 0x7	78		Defaults	: 0x00						
Bit		7	6	5	4	3	2	1	0		
Nam	ie0	ADC.	7 ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0		
Name1		ADC:	3 ADC2	ADC1	ADC0	-	-	-	-		
R/\	N	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Initi	ial	0	0	0	0	0	0	0	0		
Bit	N	lame				description	description				
7:0	AD	C[7:0]/	ADC Data lov	w byte regis	ster.						
	AD	C[3:0]	when ADLAR Bit	is"0"Time,AD	C The storage	of output dat	ta in the regis	ter is aligned v	with the low		
			bit, that is ADCL	for ADC[7:0],	Such as Name	0 Shown; whe	en ADLAR Bit i	s"1"Time,			
			ADC The storage o	f output data in t	he register is ali	gned with the hig	gh order, that is	ADCL height of 4	Bit is		
			ADC[3:0],low 4	Bit meaning	less, such as	Name1 Show	wn.				

# ADCH - ADC Data high byte register

	ADCH – ADC Data high byte register										
address: 0x79							s: 0x00				
Bit		7	6	5	4	3 2		1	0		
Nam	ne0	-	-	-	-	ADC11	ADC10	ADC9	ADC8		
Nam	Name1 ADC11		ADC10	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4		
R/\	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Init	ial	0	0	0	0	0	0	0	0		
Bit	N	lame				description					
7:0	ADC	[11:8]/	ADC Data l	ow byte regi	ster.						
	ADC	[11:4]	when ADLAR	3it is"0"Time,Al	OC The storag	e of output d	ata in the regi	ster is aligned	d with the		
			low bit, that is	ADCH The low	4 Bit is ADC[1	l1:8],high 4 B	it meaningles	s, such as Nar	ne0		
			Shown; when	ADLAR Bit is"1'	Time,ADC Th	e storage of c	output data in	the register is	aligned		
			with the high	order, that is A	DCH for ADC[	11:4],Such as	Name1 Show	n.			

# ADCSRA – ADC Control and status registers A

ADCSRA – ADC Control and status registers A										
address:	0x7A				Defau	ılts: 0x05				
Bit	7	6	5	4	3 2 1 0			0		
Name	ADEN	ADSC	ADATE	ADIF	ADIE A	DPS2	ADPS1	ADPS0		
R/W	R/W	R/W	R/W	R/W	R/WR/	W	R/W	R/W		
Initial	0	0	0	0	0 0		1	0		
Bit	Name	description								
7	ADEN	When se	ADC Enable control bit.  When set ADEN Bit is"1"Time,ADC Is enabled.  When setADEN Bit is"0"Time,ADC banned.							
6	ADSC	ADC Start the conversion.  In single conversion mode,ADSC Setting this bit will initiate a conversion. In continuous conversion mode,ADSC Setting this bit will start the first conversion.								
5	ADATE	When set AD.  trigger signal	ATE Bit is"1"Whe starts a convers		trigger function f trigger source	is determined b	rising edge of the yADCSRB Registe			
4	ADIF	when ADC S	DIE for"1"And t	eting a conversi	rupt is set,ADC	An interrupt is	ister ADIF. IfAD generated. car	•		
3	ADIE	When set A					he interrupt is	:		

2:0	ADPS[2:0] AI	OC Prescaler selection control bit.	
		ADPS Select system clock generation ADC The prescaler fac	ctor of the clock.
		ADPS[2:0]	Prescaler factor
		0	2
		1	2
		2	4
		3	8
		4	16
		5	32 (default)
		6	64
		7	128

ADO	ADCSRB – ADC Control and status registers B										
			ADO	CSRB – ADC Co	ntrol and stati	us registers	В				
addres	s: 0x7	7B					Defaults: 0x0	00			
Bit	Bit 7 6		5	4	3	2	1	0			
Nam	ne	ACME0	1 ACME00	ACME1	ACME10	ACTS	ADTS2	ADTS1	ADTS0		
R/V	V	R/W	R/W	R/W	R/W	W/O	R/W	R/W	R/W		
Initia	al	0	0	0	0	0	0	0	0		
Bit	Na	me	description								
7	AC	CME01	Comparators 0 Nega	tive input selecti	on						
6	AC	CME00	00: The negative ter	minal selects the	e external input AC	IN0					
			01: Negative end sel	ection ADC Multi	plexed output						
			1X: The negative term	inal selects the op	amp 0 Output						
5	AC	CME11	comparator 1 Negative	input selection							
4	AC	CME10	00: The negative ter	minal selects the	e external input AC	IN2					
			01: Negative end sel	ection ADC Multi	plexed output						
			1X: Negative termina	l selection op an	np 1 Output						
3	,	ACTS	AC Trigger source char								
			0 – AC0 Output as								
2.0			1 – AC1 Output as a			er source					
2:0	ADT:	S[2:0] ADC A	utomatic trigger sour								
			When set ADATE B				-		,		
			To control. When								
			trigger signal inte								
			rising edge.ADEN								
			conversion mode					terning to conti	nuous		
			252.3.011 111000			32. Talledon	3.542/64.				
			ADTS[2:0]	Trigger source							
			0	Continuous cor	nversion mode						
			1	Comparato	rs 0/1						

2	External Interrupt 0			
3	Timer counter 0 Comparison match			
4	Timer counter 0 overflow			
5	Timer counter 1 Comparison match B			
6	Timer counter 1 overflow			
7	Timer counter 1 Input capture event			

# ADMUX - ADC Multiplex control register

		,	A <i>DMUX</i> - Al	DC Multiplex o	control regist	er				
addres	ss: 0x7C				Defaults: 0x00					
Bit	t 7	6	5	4	3	2	1	0		
Nar	ne REFS1	REFS0	ADLAR	CHMUX4 C	нмихз сн	MUX2 CHM	1UX1 CHM	UX0 R/		
R/V	V R/W	R/W	WR/W	R/WR/WR/V	VR/W					
Initi	al 0	0	000	000						
	·									
Bit	Name				description					
7:6	REFS[1:0]	versus ADC	SRD Register	REFS2 Cooperate	e for selection AE	OC The reference	voltage source i	s set by REFS		
		Control bit to select the reference voltage, if it is changed during the conversion REFS								
		The settir	The setting will only take effect after the current conversion is over.							
		REFS2,		Reference voltage se	election					
		REFS[1:0	)]							
		0_00		AREF						
		0_01		AVCC						
		0_10		On-chip 2.048V Reference voltage source						
		0_11		On-chip 1.024V F	Reference voltage	source				
		1_00		On-chip 4.096V F	Reference voltage	source				
5	ADLAR	The left-justifie	ed enable contro	ol bit of the conversion	on result.					
		When set ADLAR Bit is"1", The conversion result is ADC The data register is left-justified.								
			ADLAR Bit	is"0", The conv	ersion result i	s ADC Right pa	air in the data	register		
		Qi.								
4:0	CHMUX[4:0]	· ·		on control bit.						
		CHMUX	[4:0]	Single-ended input sour	ce	description				
		0_0000		PC0						
		0_0001		PC1						
		0_0010		PC2						
		0_0011		PC3						
		0_0100		PC4		External po	ort input			
		0_0101		PC5						
		0_0110		PE1						
		0_0111		PE3						
		0_1001		PC7						

0_1010	PF0	
0_1011	PE6	
0_1100	PE7	
0_1110	4/5VDO	Internal voltage divider circuit
0_1000	1/5VDO	
0_1101	IVREF	Internal reference
0_1111	AGND	Analog ground
1_XXXX	DACO	internal DAC Output

# ADCSRC – ADC Control status register C

			ADCSRC- AD	C Control sta	tus register (	:					
address: 0	к7D			Defaults:	0x00						
Bit	7	6	5	4	3	2	1	0			
Name	OFEN	-	- SPN AMEN - SPD DIFS ADTM								
R/W	R/W	-	R/W	R/W	-	R/W	R/W	R/W			
Bit	Name	description									
7	OFEN	1=Enable of	fset compensation;	0=Turn off offset co	mpensation						
6	-	Unimp	lemented								
5	SPN	ADC Swite	h input polarity	control, only us	ed for offset ca	libration proces	s. Must be clear	red when			
		normal									
4	AMEN	Channel au	omatic monitoring	enable;							
		1: Enable a	utomatic channel n	nonitoring function							
		0: Disable	automatic channel r	monitoring function							
3	-	Unimp	lemented								
2	SPD	0=ADC Lov	v speed conversion	n mode							
		1=ADC Hig	h-speed conversi	on mode, only use	ed for low-imped	ance analog inpu	t				
1	DIFS	0 = ADC	0 = ADC Conversion from ADC Multiplexer								
		1 = ADC Th	e conversion com	nes from the interi	nal differential a	mplifier test mod	e,				
0	ADTM	from AVRE	F Output internal	reference voltage	on the port						

## DIDR0 - Digital input inhibit control register 0

	DIDRO - Digital input inhibit control register 0										
address: 0x7E Defaults: 0x00											
Bit 7 6 5 4 3 2 1							1	0			
Name PE3D PE1D PC5D PC4D PC3D PC2D PC1D PC							PC0D				
R/W R/W R/W R/W R/W R/W R/W R								R/W			
Bit	Na	me	description								
7	F	PE3D	1=shut down PE3	Digital input fu	nction						
6	6 PE1D 1=shut down PE1 Digital input function										
5	F	PC5D	1=shut down PC5	Digital input fu	nction						
4	4 PC4D 1=shut down PC4 Digital input function										

3	PC3D	1=shut down PC3 Digital input function
2	PC2D	1=shut down PC2 Digital input function
1	PC1D	1=shut down PC1 Digital input function
0	PC0D	1=shut down PC0 Digital input function

# DIDR1 – Digital input inhibit control register 1

		DIL	DR1 - Digital in	out inhibit con	trol register 1				
address: 0x7F Defaults: 0x00									
Bit	7	6	5	4	3	2	1	0	
Name PE7D PE6D PE0D C0PD PF0D PC7D PD7D						PD6D			
R/W R/W R/W R/W R/W R/W R/W R/W							R/W		
Bit	Name	e description							
0	PD6D	1=shut down PD	6 Digital input fu	nction					
1	PD7D	1=shut down PD	7 Digital input fu	nction					
2	PC7D	1=shut down PC	7 Digital input fu	nction					
3	PF0D	1=shut down PF0	Digital input fu	nction					
4	COPD	1=shut down A	COP Digital inpu	ut function (LQI	P48) 1=				
5	PE0D	Shut down PE0 Digital input function							
6	PE6D 1=shut down PE6 Digital input function								
7	PE7D	1=shut down PE	7 Digital input fu	nction					

# ADCSRD - ADC Control register D

			ADCSRD -	ADC Control r	egister D						
addres	address: 0xAD Defaults: 0x00										
Bit	. 7	6	5	4	3	2	1	0			
Nan	ne BGEI	N REFS2	IVSEL1	IVSEL0	-	VDS2	VDS1	VDS0			
R/V	V R/W	R/W	R/W	R/W	-	R/W	R/W	R/W			
Bit	Name	description									
7	BGEN	Internal referen	ce global enable	control, 1=Enabl	e						
6	REFS2	versus ADMUX F	legister REFS Cor	mbination for sel	ection ADC Plea	se refer to the c	onverted refere	nce voltage			
		ADMUX Register	REFS The definit	tion of when AD0	The reference	voltage is select	ed as VCC or AV	REF,IVSEL			
5:4	IVSEL	Used to control	the output voltag	ge of the internal	reference:						
		00 = 1.024	V								
		01 = 2.048	V								
		1x = 4.096	/								
3	-	Keep									
2:0	VDS[2:0] Voltag	e divider circuit input	source selection								
		000/111 = Close the voltage divider circuit module									
	001 = ADC0										
		010 = ADC1									
		011 = ADC4									

	100 = ADC5
	101 = External reference input (AVREF)
	110 = System power

## DAPCR - Differential Op Amp Control Register

			DAPCR - Differe	ntial Op Amp Con	itrol Register					
address: 0xDC  DAPCR - Differential Op Amp Control Register  Defaults: 0x00										
Bit	7	6	5	4	3	2	1	0		
Nam	ne DAPE	N GA1	GA0	DNS2	DNS1	DNS0	DPS1	DPS0		
R/W	/ W/F	W/R	W/R	W/R	W/R	R/W	R/W	R/W		
Bit	Name	description								
7	DAPEN	1 = Enable the di	ferential amplifier;	0 = Turn off the di	fferential amplifie	r				
6:5	GA[1:0]	differential ampl	fier gain control							
		00 = x1								
		01 = x8								
		10 = x16								
		11 = x32								
4:2	DNS[2:0] Input s	ource selection bit for th	e inverting input of t	he differential ampli	fier					
		000 = ADC	000 = ADC2/APN0							
		001 = ADC	3/APN1							
		010 = ADC	3/APN2							
		011 = ADC								
		100 = PE0/								
		101 = ADC N								
		110 = AGN	D							
1.0			everse input of the d							
1:0	DPS[1:0] Input	source selection bit f		t of the differentia	l amplifier					
		00 = ADC Mi	, ,							
		01 = ADC0								
		10 = ADC1.								
		11 = AGND								

## OFR0 – Offset compensation register 0

	<i>OFRO</i> - Offset compensation register 0										
address: 0xA3 Defaults: 0x00											
Bit 7 6 5 4 3 2 1 0									0		
Nam	ne				OFR0	[7:0]					
R/W	٧				W	/R					
Bit	Bit Name description										
7:0	7:0 OFRO Offset compensation register 0; OFRO Is a signed number. Store in twos complement format										

OFR1 - Offset compensation register 1

	OFR1 - Offset compensation register 1										
address: 0xA4 Defaults: 0x00											
Bit 7 6 5 4 3 2 1 0									0		
Name OFR1[7:0]											
R/W	<b>/</b>				W	/R					
Bit	Bit Name description										
7:0	7:0 OFR1 Offset compensation register 1; OFR1 Is a signed number. Store in twos complement format										

ADMSC - ADC Channel monitoring status control register

			ADMS	c– ADC Channe	l monitoring s	tatus co	ntrol re	gister				
address: 0xAC Defaults: 0x01												
Bit		7	6	5	4		3	2	1	0		
Nam	Name AMO		-	-	-	AM	FC3	AMFC2	AMFC1	AMFC0		
R/W -			-	-	-	R	/W	R/W	R/W	R/W		
Bit	Ná	ame	description	scription								
7	/	AMOF	Automatically mo	nitor the flag bi	t of the overflo	w event	type;1=C	overflow, 0=Und	erflow			
6:4		-	Unimpleme	nted								
3:0	,	AMFC	Automatic monitor	ing digital filter co	ontrol bit:							
			0000 = Disable con	figuration								
			0001 = One co	nversion, no f	iltering							
			0010 = Two con	secutive times								
			0011 = Three co	1 = Three consecutive times								
			1110 = 14 C	onsecutive								
			1111 = 15 C	onsecutive								

ADT0L - Automatic monitoring of low underflow threshold 8 Bit

	ADTOL - Automatic monitoring of low underflow threshold 8 Bit										
address: 0xA5 Defaults: 0x00											
Bit		7 6 5 4 3 2 1 0									
Nam	ne				ADT0I	[7:0]	·				
R/W	/				W	/R					
Bit	t Name description										
7:0	1	ADTOL Automatic monitoring of underflow threshold register low 8 Bit									

ADTOH - Automatic monitoring of underflow threshold is high 8 Bit

	ADTOH - Automatic monitoring of underflow threshold is high 8 Bit											
addres	s: 0x/	46					Defa	ults: 0x00				
Bit	Bit 7 6 5 4 3 2 1 0											
Nam	ne				ADT0H	H[7:0]						
R/W	/				W	/R						
Bit	Bit Name description											
7:0	7:0 ADTOH Automatic monitoring of underflow threshold register high 8 Bit											

# ADT1L - Automatic monitoring of low overflow threshold 8 Bit

	ADTOL - Automatic monitoring of low overflow threshold 8 Bit												
addres	s: 0x	:AA					Defa	ults: 0x00					
Bit	Bit 7 6 5 4 3 2 1 0												
Nam	ne		·		ADT1I	_[7:0]							
R/W	/				W	/R							
Bit	Bit Name description												
7:0	7:0 ADT1L Automatic detection of overflow threshold register low 8 Bit												

ADT1H - Automatic monitoring of high overflow threshold 8 Bit

	ADT1H - Automatic monitoring of high overflow threshold 8 Bit											
addres	s: 0x	AB					Defa	ults: 0x00				
Bit 7 6 5 4 3 2 1 0										0		
Nam	ne				ADT1H[7:0]							
R/W	/			W/R								
Bit Name description												
7:0	7:0 ADT1H Automatic detection of overflow threshold register high 8 Bit											

VCAL – Internal reference calibration register

	VCAL - Internal reference calibration register											
address	s: 0xC8					Defa	aults: 0x00					
Bit		7	6	5	4	3	2	1	0			
Nam	me VCAL[7:0]											
R/W	1				W	/R						
Bit	Name	9	description									
7:0	VCA	۸L	Internal reference	calibration registe	er. Loaded by defa	ult after power-	on1.024V Calibratio	n value.				
			Write the calibration	on values of othe	r reference voltag	es into this regis	ter to realize the ca	alibration of the i	relevant reference.			
	For example, the reference configuration is 2.048V After VCAL2 Write to the change register to complete the 2.048V											
	Calibration of internal references.											

VCAL1 – 1.024V Reference Calibration Register

	VCAL1 – 1.024V Internal reference calibration register											
address	s: 0xCD				D	efaults: 0x00						
Bit	Bit 7 6 5 4 3 2 1 0											
Nam	ne			VCAL*	1[7:0]							
R/W	1			R	<b>′</b> O							
Bit	Bit Name description											
7:0	7:0 VCAL1 1.024V Internal reference calibration factor											

VCAL2 – 2.048V Reference Calibration Register

	VCAL2 – 2.048V Internal reference calibration register											
address	s: 0x0	CE					Defa	ults: 0x00				
Bit 7 6 5 4 3 2 1 0												
Nam	ne				VCAL2	2[7:0]						
R/W	/				R	0						
Bit	Name description											
7:0	7:0 VCAL2 2.048V Internal reference calibration factor											

VCAL3- 4.096V Reference Calibration Register

	VCAL1 – 4.096V Internal reference calibration register											
address	s: 0x0	CC					Defa	ults: 0x00				
Bit	Bit 7 6 5 4 3 2 1 0											
Nam	ne				VCAL3	[7:0]						
R/W	/				R/	O						
Bit	Bit Name description											
7:0	7:0 VCAL3 4.096V Internal reference calibration factor											

# Register Cheat Sheet

Addr	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
				Extend	led IO Register						
\$F6	GUID3	GUID Byte 3									
\$F5	GUID2	GUID Byte 2									
\$F4	GUID1	GUID Byte 1									
\$F3	GUID0	GUID Byte 0									
\$F2	PMCR	PMCE	CLKFS	CLKSS	WCLKS	OSCKEN	OSCMEN	RCKEN	RCMEN		
\$F0	PMX2	WCE	STOSC1	STOSC0	-	-	XIEN	E6EN	C6EN		
\$EE	PMX0	PMXCE	C1BF4	C1AF5	C0BF3	C0AC0	SSB1	TXD6	RXD5		
\$ED	PMX1	-	-	-	-	-	C3AC	C2BF7	C2AF6		
\$EC	TCKSR	-	F2XEN	TC2XF1	TC2XF0	-	AFCKS	TC2XS1	TC2XS0		
\$E2	PSSR	PSS1	PSS3	-	-	-	-	PSR3	PSR1		
\$E1	OCPUE	PUE7	PUE6	PUE5	PUE4	PUE3	PUE2	PUE1	PUE0		
\$E0	HDR	-	-	HDR5	HDR4	HDR3	HDR2	HDR1	HDR0		
\$DE	DAPTE	DAPTE	-	-	-	-	-	-	-		
\$DD	DAPTR	DAPTP				DAP Trimming					
\$DC	DAPCR	DAPEN	GA1	GA0	DNS2	DNS1	DNS0	DPS1	DPS0		
\$D8											
\$D7											
\$D6											
\$D5											
\$D4											
\$D2											
\$D1											
\$D0											
\$CF	LDOCR	WCE				PDEN	VSEL2	VSEL1	VSEL0		
\$CE	VCAL2	Calibration valu	ue for 2.048V inte	rnal reference							
\$CD	VCAL1	Calibration valu	ue for 1.024V inte	rnal reference							
\$CC	VCAL3	Calibration valu	ue for 4.096V inte	rnal reference							
\$C8	<u>VCAL</u>	Internal Voltag	e Reference calib	ration register							
\$C6	<u>UDR</u>	USART Data Re	gister								
\$C5	<u>UBRRH</u>	-	-	-	-	U	JSART Baud Rate F	Register High			
\$C4	UBRRL	USART Baud Ra	ISART Baud Rate Register Low								
\$C2	UCSRC	UMSEL1	UMSEL0	UPM1	UPM0	USBS0	UCSZ01	UCSZ00	UCPOL0		
\$C1	<u>UCSRB</u>	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80		
\$C0	<u>UCSRA</u>	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	мрсм0		
\$BD	TWAMR	TWI Address M	ask						-		
\$BC	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE		
\$BB	TWDR	TWI Data									
\$BA	TWAR				TWI Address				TWGCE		

Addr	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
\$B9	TWSR			TWI Status bits			-	TW	/PS		
\$B8	TWBR	TWI Bit Rate re	gister					1			
\$B6	ASSR	INTCK	-	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB		
\$B4	OCR2B	Timer 2 Output	t Compare Registe	er B	I			ı			
\$B3	OCR2A	Timer 2 Output	t Compare Registe	er A							
\$B2	TCNT2	Timer 2 Counte	er Register								
\$B1	TCCR2B	FOC2A	FOC2B	-	-	WGM22		CS2			
\$B0	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20		
\$AF	DPS2R	-	-	-	-	DPS2E	LPRCE	TOS1	TOS0		
\$AE	<u>IOCWK</u>	IOCD7	IOCD6	IOCD5	IOCD4	IOCD3	IOCD2	IOCD1	IOCD0		
\$AD	ADCSRD	BGEN	REFS2	IVSEL1	IVSEL0	-	VDS2	VDS1	VDS0		
\$AC	ADMSC	AMOF	-	-	-	AMFC3	AMFC2	AMFC1	AMFC0		
\$AB	ADT1H	ADC Auto-mon	itor Overflow thre	shold high byte							
\$AA	ADT1L	ADC Auto-mon	itor Overflow thre	shold low byte							
\$A9	PORTE	Port Output E (	for compatible wi	th LGT8FX8D)							
\$A8	DDRE	Data Direction	E (for compatible	with LGT8FX8D)							
\$A7	PINE	Port Input E (fo	or compatible with	LGT8FX8D)							
\$A6	ADT0H	ADC Auto-mon	itor Underflow th	reshold high byte							
\$A5	ADT0L	ADC Auto-mon	itor Underflow th	reshold low byte							
\$A4	OFR1	ADC positive of	ffset trimming								
\$A3	OFR0	ADC negative of	offset trimming								
\$A1	DALR	DAC data regis	ter								
\$A0	DACON	-	-	-	-	DACEN	DAOE	DAVS1	DAVS0		
\$9F	OCR3CH	Compare outp	ut register high by	te of Timer3 C char	nnel						
\$9E	OCR3CL	Compare outp	ut register low byt	e of Timer3 C chan	nel						
\$9D	DTR3H	Dead-band reg	ister high byte of	Timer3							
\$9C	<u>DTR3L</u>	Dead-band reg	ister low byte of T	imer3							
\$9B	OCR3BH	Compare outpo	ut register high by	te of Timer3 B char	nnel						
\$9A	OCR3BL	Compare outpo	ut register low byt	e of Timer3 B chan	nel						
\$99	<u>OCR3AH</u>	Compare outp	ut register high by	te of Timer3 A char	nnel						
\$98	OCR3AL	Compare outp	ut register low byt	e of Timer3 A chan	nel						
\$97	ICR3H	Input capture r	register high byte	of Timer3							
\$96	ICR3L	Input capture r	register low byte c	of Timer3							
\$95	TCNT3H	Counter registe	er high byte of Tin	ner3							
\$94	<u>TCNT3L</u>	Counter registe	Counter register low byte of Timer3								
\$93	TCCR3D	Control registe	r D of Timer3								
\$92	TCCR3C	Control registe	r C of Timer3								
\$91	TCCR3B	Control registe	r B of Timer3								
\$90	TCCR3A	Control registe	r A of Timer3								
\$8D	DTR1H	Dead-band reg	ister high byte of	Timer1							
\$8C	DTR1L	Dead-band reg	ister low byte of T	imer1							
\$8B	OCR1BH	Timer 1 Output	t Compare B High								

Addr	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$8A	OCR1BL		Compare B Low						
\$89	OCR1AH		Compare A High						
\$88	OCR1AL		Compare A Low						
\$87	ICR1H	Timer 1 Input C							
\$86	ICR1L	Timer 1 Input C							
\$85	TCNT1H	Timer 1 Counte							
\$84	TCNT1L	Timer 1 Counte							
\$83	TCCR1D	DSX17	DSX16	DSX15	DAX14	_	_	DSX11	DSX10
\$82	TCCR1C	FOC1A	FOC1B	DOC1B	DOC1A	DTEN1	-	-	-
\$81	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12		CS1	
\$80	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10
\$7F	DIDR1	PE7D	PE6D	PE0D	COPD	PF0D	PC7D	PD7D	PD6D
\$7E	DIDRO	PE3D	PE1D	PC5D	PC4D	PC3D	PC2D	PC1D	PC0D
\$7D	ADCSRC	OFEN	-	SPN	AMEN	-	SPD	DIFS	ADTM
\$7C	ADMUX	REFS1	REFS0	ADLAR			CHMUX		
\$7B	ADCSRB	CME01	CME00	CME11	CME10	-		ADTS	
\$7A	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE		ADPS	
\$79	ADCH	ADC Data High							
\$78	ADCL	ADC Data Low							
\$76	DIDR2	-	PB5D	-	-	-	-	-	-
\$75	IVBASE	Interrupt Vecto	r Base Address					1	
\$74	PCMSK4								
\$73	PCMSK3	PCINT[39:32]							
\$71	TIMSK3			ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3
\$70	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2
\$6F	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1
\$6E	<u>TIMSK0</u>	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0
\$6D	PCMSK2	PCINT[23:16]							
\$6C	PCMSK1	PCINT[15:8]							
\$6B	PCMSK0	PCINT[7:0]							
\$69	EICRA	-	-	-	-	ISC11	ISC10	ISC01	ISC00
\$68	PCICR	-	-	-	PCIE4	PCIE3	PCIE2	PCIE1	PCIE0
\$67	RCKCAL	RC32K Calibrati	on						
\$66	RCMCAL	RC32M Calibrat	ion						
\$65	PRR1	-	-	PRWDT	-	PRTIM3	PREFL	PRPCI	-
\$64	PRR/0	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUART0	PRADC
\$62	<u>VDTCR</u>	WCE	SWR	-		VDTS		VDREN	VDTEN
\$61	CLKPR	WCE	CKOE1	CKOE0	-		CLI	KPS	
\$60	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0
				Dir	ectIO Register				
\$5F	SREG	I	Т	н	S	v	N	z	С
\$5E	<u>SPH</u>	Stack Point Hig	h						

Addr	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$5D	SPL	Stack Point Low	v			J.		<u>J</u>	
\$5C	E2PD3	E2PCTL Data re	gister byte 3						
\$5B	C1TR	AC1 trimming o	data						
\$5A	E2PD1	E2PCTL Data re	gister byte1						
\$59	DSAH	DSA[31:16] acco	ess port of uDSC						
\$58	DSAL	DSA[15:0] acces	ss port of uDSC						
\$57	E2PD2	E2PCTL Data re	gister byte 2						
\$56	<u>ECCR</u>	WEN	EEN	ERN	SWM	CP1	CP0	ECS1	ECS0
\$55	MCUCR	FWKEN	FPDEN	SWR	PUD	IRLD	IFAIL	IVSEL	WCE
\$54	MCUSR	SWDD	-	-	OCDRF	WDRF	BORF	EXTRF	PORF
\$53	SMCR	-	-	-	-		SM	ı	SE
\$52	COTR	AC0 Trimming	register	I	ı	ı			I
\$51	COXR	-	COOE	COHYSE	C0PS0	COWKE	COFEN	C0FS1	C0FS0
\$50	COSR	COD	COBG	C0O	COI	COIE	COIC	co	DIS
\$4F	DTR0	TC0 Dead-band	l timing control re	gister					
\$4E	SPDR	SPI Data registe	er						
\$4D	SPSR	SPIF	WCOL	-	-	-	DUAL	-	SPI2X
\$4C	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SI	PR
\$4B	GPIOR2	General Purpos	se Register 2						
\$4A	GPIOR1	General Purpos	se Register 1						
\$49	TCCR0C	DSX07	DSX06	DSX05	DSX04	-	-	DSX01	DSX00
\$48	OCR0B	Timer 0 Output	Compare Registe	er B					
\$47	OCR0A	Timer 0 Output	: Compare Registe	er A					
\$46	TCNT0	Timer 0 Counte	er						
\$45	TCCR0B	FOC0A	FOC0B	OC0AS	DTEN0	WGM02	CS02	CS01	CS00
\$44	TCCR0A	COM0A1	COM0A0	COM0B1	СОМ0В0	DOC0B	DOC0A	WGM01	WGM00
\$43	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC
\$42	EEARH	E2PCTL Address	s High						
\$41	EEARL	E2PCTL Address	s Low						
\$40	E2PD0	E2PCTL Data by	rte 0						
\$3F	<u>EECR</u>	EEPM2	EEPM2	EEPM1	EEPM0	EERIE	EEMWE	EEWE	EERE
\$3E	GPIOR0	General Purpos	se Register 0						
\$3D	<u>EIMSK</u>	-	-	-	-	-	-	INT1	INT0
\$3C	<u>EIFR</u>	-	-	-	-	-	-	INTF1	INTF0
\$3B	<u>PCIFR</u>	-	-	-	-	PCIF3	PCIF2	PCIF1	PCIF0
\$3A	<u>C1XR</u>	-	C1OE	C1HYSE	C1PS0	C1WKE	C1FEN	C1FS1	C1FS0
\$39	<u>SPFR</u>	RDFULL	RDEMPT	RDPTR1	RDPTR0	WRFULL	WREMPT	WRPTR1	WRPTR0
\$38	TIFR3	-	-	ICF3	-	-	OCF3B	OCF3A	TOV3
\$37	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2
\$36	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1
\$35	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0
\$34	PORTE	Port Output of	Group F						

Addr	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
\$33	DDRF	Data Direction	of Group F									
\$32	PINF	Port Input of G	roup F									
\$31	DSDY	DSDY access po	DY access port of uDSC									
\$30	DSDX	DSDX access po	ort of uDSC									
\$2F	C1SR	C1D	C1BG	C10	C1I	C1IE	C1IC	C1	IS			
\$2E	PORTE	Port Output of	Group E									
\$2D	DDRE	Data Direction	of Group E									
\$2C	PINE	Port Input of G	roup E									
\$2B	PORTD	Port Output of	Group D									
\$2A	DDRD	Data Direction	of Group D									
\$29	PIND	Port Input of G	roup D									
\$28	PORTC	Port Output of	Group C									
\$27	DDRC	Data Direction	of Group C									
\$26	PINC	Port Input of G	roup C									
\$25	<u>PORTB</u>	Port Output of	Group B									
\$24	<u>DDRB</u>	Data Direction	of Group B									
\$23	PINB	Port Input of G	roup B									
\$22	DSSD	DSSD access po	ort of uDSC									
\$21	DSIR	Instruction reg	iter of uDSC									
\$20	DSCR	DSUEN	EN MM D1 D0 - DSN DSZ DSC									

### Instruction set cheat sheet


	Operand	description		Mark bit	cycle
Arithmetic and logical	operation instructions				
ADD	Rd, Rr	Register addition	$R_d \leftarrow R_{d+}R_r$	Z,C,N,V,H	1
ADC	Rd, Rr	Add register with carry	$R_d \leftarrow R_d + R_r + CR_{dh}:R_{dl}$	Z,C,N,V,H	1
ADIW	R <sub>dl</sub> , K	Add immediate numbers and words	$\leftarrow R_{dh}:R_{dl}+KR_{d}\leftarrow R_{d}$	Z,C,N,V,S	1
SUB	Rd, Rr	Register addition and subtraction	Rr	Z,C,N,V,H	1
SUBI	Rd, K	Register minus constant	$R_d \leftarrow R_{d-}K$	Z,C,N,V,H	1
SBC	Rd, Rr	Addition and subtraction of registers with borrow	$R_d \leftarrow R_{d-}R_{r-}CR_d \leftarrow R$	Z,C,N,V,H	1
SBCI	Rd, K	Register with borrow to subtract constant	d − K-CRdh:Rdl ← Rdh:	Z,C,N,V,H	1
SBIW	Rdl, K	Subtract immediate numbers and words	$R_{dl}$ - $KR_{d}$ $\leftarrow$ $R_{d}$ & $R_{r}$	Z,C,N,V,S	1
AND	Rd, Rr	Logical and		Z,N,V	1
ANDI	Rd, K	Register logic and constants	$R_d \leftarrow R_d \& K$	Z,N,V	1
OR	Rd, Rr	Logical OR	$R_d \leftarrow R_{d \mid} R_r$	Z,N,V	1
ORI	Rd, K	Register logic or constant	$R_d \leftarrow R_{d \mid K}$	Z,N,V	1
EOR	Rd, Rr	Register XOR	$R_d \leftarrow R_d \oplus R_r$	Z,N,V	1
СОМ	Rd	One's complement	Rd ← \$FF-Rd	Z,C,N,V	1
NEG	Rd	2 Prohibit complement	R <sub>d</sub> ← \$00-R <sub>d</sub>	Z,C,N,V,H	1
SBR	R <sub>d</sub> , K	Set the bits in the register	Rd ← Rd V K	Z,N,V	1
CBR	Rd, K	Clear bits in the register	Rd ← Rd v (\$FF – K)	Z,N,V	1
INC	Rd	Increase	$R_d \leftarrow R_{d+1}$	Z,N,V	1
DEC	Rd	Decrease	$R_d \leftarrow R_{d-1}$	Z,N,V	1
TST	Rd	Test as 0 Or negative	$R_d \leftarrow R_d \& R_d$	Z,N,V	1
CLR	Rd	Clear register	$R_d \leftarrow R_d \oplus R_d$	Z,N,V	1
SER	Rd	The registers are all set to 1	R <sub>d</sub> ← \$FF	None	1
MUL	Rd, Rr	Unsigned multiplication	$R_1: R_0 \leftarrow R_d \times R_r$	Z, C	1
MULS	Rd, Rr	Signed multiplication	$R_1: R_0 \leftarrow R_d \times R_r$	Z, C	1
MULSU	Rd, Rr	Signed number multiplied by unsigned number	$R_1: R_0 \leftarrow R_d \times R_r$	Z, C	1
FMUL	Rd, Rr	Unsigned multiplication, shift	$R_1: R_0 \leftarrow (R_d \times R_r) \ll 1 R_1:$	Z, C	1
FMULS	Rd, Rr	Signed multiplication, shift	$R_0 \leftarrow (R_d \times R_r) \ll 1 R_1: R_0$	Z, C	1
FMULSU	Rd, Rr	Signed number multiplied by unsigned number, shift	← (R <sub>d</sub> x R <sub>r</sub> ) << 1	Z, C	1
Jump instruction					
RJMP	K	Relative jump	PC ← PC + K + 1	None	1
IJMP		Indirect jump (to Z Point to address)	PC ← Z	None	2
JMP	K	Jump directly	PC ← K	None	2
RCALL	K	Relative address subroutine call	PC ← PC + K + 1	None	1
ICALL		Indirect subroutine call (Z Point to address	) PC ← Z	None	2
CALL	K	Direct subroutine call	PC ← K	None	2
RET		Subroutine return	PC ← Stack	None	2
RETI		Interrupt return	PC ← Stack	I	2

	Operand			Mark bit	cycle
Jump instruction	(continued)				
CPSE	Rd, Rr	Equal to jump	If( $R_{d=}R_{r)}$ PC $\leftarrow$ PC + 2 or 3	None	1/2
СР	Rd, Rr	Compare	Rd- Rr	Z,N,V,C,H	1
CPC	Rd, Rr	Carry comparison	Rd- Rr – C	Z,N,V,C,H	1
CPI	Rd, K	Compare with immediate	R <sub>d</sub> . K	Z,N,V,C,H	1
SBRC	Rr, b	Bit is 0 I.e. skip the next instruction	If( $R_r(b)=0$ ) PC $\leftarrow$ PC + 2 or 3	None	1/2
SBRS	Rr, b	Bit is 1 I.e. skip the next instruction	If( $R_r(b)=1$ ) PC $\leftarrow$ PC + 2 or 3	None	1/2
SBIC	P, b	I/O Bit is 0 I.e. skip the next instruction	If(P(b)=0) PC ← PC + 2 or 3	None	1/2
SBIS	P, b	I/O Bit is 1 That is, skip the next instruction and	If(P(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2
BRBS	s, k	mark the status as 1 I.e. jump	If(SREG(S)=1) PC $\leftarrow$ PC + K + 1	None	1/2
BRBC	s, k	Status is marked as 0 I.e. jump	If( SREG(S)=0) PC $\leftarrow$ PC + K + 1	None	1/2
BREQ	k	Equal to jump	if (Z = 1) then PC $\leftarrow$ PC + k + 1 if (Z =	None	1/2
BRNE	k	Jump without waiting	0) then PC ← PC + k + 1 if (C = 1)	None	1/2
BRCS	k	Carry then jump	then PC $\leftarrow$ PC + k + 1 if (C = 0) then	None	1/2
BRCC	k	Jump without carry	$PC \leftarrow PC + k + 1 \text{ if } (C = 0) \text{ then } PC \leftarrow$	None	1/2
BRSH	k	Jump if not less than	PC + k + 1 if (C = 1) then PC $\leftarrow$ PC + k	None	1/2
BRLO	k	Jump if less than	+ 1 if (N = 1) then PC ← PC + k + 1 if	None	1/2
BRMI	k	Jump if negative	( N = 0) then PC $\leftarrow$ PC + k + 1 if (N $\oplus$	None	1/2
BRPL	k	Regular jump	$V = 0$ ) then PC $\leftarrow$ PC + k + 1 if (N $\oplus$ V	None	1/2
BRGE	k	Signed not less than jump	= 1) then PC ← PC + k + 1 if (H = 1)	None	1/2
BRLT	k	Signed less than 0 I.e. jump	then PC $\leftarrow$ PC + k + 1 if (H = 0) then	None	1/2
BRHS	k	Half carry is 1 Then jump	PC ← PC + k + 1	None	1/2
BRHC	k	Half carry is 0 Then jump		None	1/2
BRTS	k	T Jump if set	if (T = 1) then PC $\leftarrow$ PC + k + 1 if	None	1/2
BRTC	k	T Jump if cleared	$(T = 0)$ then PC $\leftarrow$ PC + k + 1 f (V	None	1/2
BRVS	k	Jump when overflow	= 1) then PC ← PC + k + 1 f (V =	None	1/2
BRVC	k	Jump without overflow	0) then PC ← PC + k + 1 f (I = 1)	None	1/2
BRIE	k	Jump when global interrupt is enabled	then PC $\leftarrow$ PC + k + 1 f (I = 0)	None	1/2
BRID	k	Jump if global interrupt is disabled	then PC ← PC + k + 1	None	1/2
Data transfer ins	tructions			<u>'</u>	
MOV	Rd, Rr	Move data between registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Move one word of data	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load immediate	Rd ← K	None	1
LD	Rd, X	Indirect loading	Rd ← (X)	None	1/2
_D	Rd, X+	Indirect loading, address increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	1/2
_D	Rd, -X	Decrease address, load indirectly	$X \leftarrow X-1$ , Rd $\leftarrow$ (X)	None	1/2
_D	Rd, Y	Indirect loading	$Rd \leftarrow (Y)$	None	1/2
_D	Rd, Y+	Indirect loading, address increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	1/2
LD	Rd, -Y	Decrease address, load indirectly	$Y \leftarrow Y-1$ , $Rd \leftarrow (Y)$	None	1/2
_DD	Rd, Y+q	Indirect loading with offset	$Rd \leftarrow (Y + q)$	None	1/2
_D	Rd, Z	Indirect loading	Rd ← (Z)	None	1/2

1.0	D-1-7:		Dd (7) 7 (7) 1	Nana	1/2
LD	Rd, Z+	Indirect loading, address increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	1/2
LD	Rd, -Z	Decrease address, load indirectly	$Z \leftarrow Z-1$ , $Rd \leftarrow (Z)$	None	1/2
LDD	Rd, Z+q	Indirect loading with offset	$Rd \leftarrow (Z + q)$	None	1/2
LDS	Rd, k	Directly from SRAMLoading	Rd ← (k)	None	2
ST	X, Rr	Indirect storage	(X) ← Rr	None	1
ST	X+, Rr	Indirect storage, address increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	1
ST	-X, Rr	Decrease address, indirect storage	$X \leftarrow X-1$ , $(X) \leftarrow Rr$	None	1
ST	Y, Rr	Indirect storage	(Y) ← Rr	None	1
ST	Y+, Rr	Indirect storage, address increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	1
ST	-Y, Rr	Decrease address, indirect storage	Y ← Y-1, (Y) ← Rr	None	1
STD	Y+q, Rr	Indirect storage with offset	(Y + q) ← Rr	None	1
ST	Z, Rr	Indirect storage	(Z) ← Rr	None	1
ST	Z+, Rr	Indirect storage, address increment	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	1
ST	-Z, Rr	Decrease address, indirect storage	$Z \leftarrow Z-1$ , $(Z) \leftarrow Rr$	None	1
STD	Z+q, Rr	Indirect storage with offset	(Z + q) ← Rr	None	1
STS	k, Rr	Store directly to SRAMin	(k) ← Rr	None	2
LPM		Load program space data	R0 ← (Z)	None	2
LPM	Rd, Z	Load program space data	$Rd \leftarrow (Z)$	None	2
LPM	Rd, Z+	Load program data, address increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, Z+	Indirect loading, address increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	1
LD	Rd, -Z	Decrease address, load indirectly	$Z \leftarrow Z-1$ , $Rd \leftarrow (Z)$	None	1
LDD	Rd, Z+q	Indirect loading with offset	$Rd \leftarrow (Z + q)$	None	1
LDS	Rd, k	Directly from SRAMLoading	Rd ← (k)	None	2
IN	Rd, P	Read port	Rd ← P	None	1
OUT	P, Rr	Write port	P←Rr	None	1
PUSH	Rr	Push	STACK ← Rr	None	1
POP	Rd	Pop	Rd ← STACK	None	1/2
SBI	P, b	Set up IO register	I/O(P, b) ← 1	None	1
CBI	P, b	Cleared IO register	I/O(P, b) ← 0	None	1
LSL	Rd	Logical shift left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 Rd(n) \leftarrow$	Z,C,N,V	1
LSR	Rd	Logical shift right	$Rd(n+1)$ , $Rd(7) \leftarrow 0 Rd(0) \leftarrow C$ , $Rd(n+1)$	Z	1
ROL	Rd	Rotate left with carry	$\leftarrow$ Rd(n), C $\leftarrow$ Rd(7) Rd(7) $\leftarrow$ C, Rd(n)	Z	1
ROR	Rd	Rotate right shift including carry	$\leftarrow Rd(n+1), C \leftarrow Rd(0) Rd(n) \leftarrow Rd(n+1),$	Z	1
				_	1
ASR	Rd	Arithmetic shift right	n= 0:6	Z	1
ASR SWAP	Rd Rd	Arithmetic shift right  Bit swap	n= 0:6 Rd(3:0) ←Rd(7:4), Rd(7:4)←Rd(3:0)	Z	1
SWAP	Rd	Bit swap	Rd(3:0) ←Rd(7:4), Rd(7:4)←Rd(3:0)	None	1
SWAP BSET BCLR	Rd s	Bit swap  Set status bit  Clear status bit	$Rd(3:0) \leftarrow Rd(7:4), Rd(7:4) \leftarrow Rd(3:0)$ $SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$	None SREG(s)	1
SWAP BSET BCLR BST	Rd s s Rr, b	Bit swap  Set status bit  Clear status bit  Store to T Bit	$Rd(3:0) \leftarrow Rd(7:4), Rd(7:4) \leftarrow Rd(3:0)$ $SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$	None SREG(s) SREG(s) T	1 1 1 1
SWAP BSET BCLR	Rd s	Bit swap  Set status bit  Clear status bit	$Rd(3:0) \leftarrow Rd(7:4), Rd(7:4) \leftarrow Rd(3:0)$ $SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$	None SREG(s) SREG(s)	1 1 1


SEN	Set negative sign	N← 1	N	1
CLN	Clear negative sign	N← 0	N	1
SEZ	Set zero flag	Z ← 1	Z	1
CLZ	Clear zero flag	Z ← 0	Z	1
SEI	Enable global interrupt	I ← 1	I	1
CLI	Suppress global interrupts	I ← 0	I	1
SES	Set symbol test flag	S ← 1	S	1
CLS	Clear symbol test flag	S ← 0	S	1
SEV	Set two's complement overflow flag	V ← 1	V	1
CLV	Clear the twos complement overflow flag	V ← 0	V	1
SET	Set up T Bit (SREG)	T ← 1	Т	1
CLT	Clear T Bit (SREG)	T ← 0	Т	1
MCU Control ins	ruction			
NOP	Null instruction		None	1
SLEEP	Enter sleep mode		None	1
WDR	Watchdog reset		None	1
BREAK	Soft breakpoint	For debugging purposes only	None	N/A
NOP	Null instruction		None	1
SLEEP	Enter sleep mode		None	1

### Package parameters




LQFP32 General size definition

Character code	Minimum	Typical value	Max	unit
D	8.90	9.00	9.10	mm
D1	6.90	7.00	7.10	mm
b	0.2	0.30	0.4	mm
е	0.75	0.80	0.85	mm
E	8.90	9.00	9.10	mm
E1	6.90	7.00	7.10	mm
С	-	0.10	-	mm
L	0.55	0.60	0.65	mm
A1	-	1.40	-	mm



LQFP48 General size definition

Character code	Minimum	Typical value	Max	unit
D	8.80	9.00	9.20	mm
D1	6.80	7.00	7.20	mm
b	0.17	0.22	0.27	mm
е	-	0.50BSC	-	mm
E	8.80	9.00	9.20	mm
E1	6.80	7.00	7.20	mm
С	0.09	-	0.2	mm
L	0.45	0.60	0.75	mm
A1	1.35	1.40	1.45	mm



# SSOP20L General size definition

Character code	Minimum	Typical value	Max	unit
D	6.90	7.20	7.50	mm
A2	0.03	0.05	0.07	mm
b	0.22	0.30	0.38	mm
е	-	0.65	-	mm
E	7.40	7.80	8.20	mm
E1	5.00	5.30	5.60	mm
L1	0.55	-	0.95	mm
L	-	-	-	mm
A1	-	2.0	-	mm

## Version history

-	
V1.0.5	delete QFP32/PB5 On the pin ADC11 Function correction
2018/9/26	AC1 On the positive end selectionConfiguration
-	
V1.0.4	correct SSOP20 PIN8/11 Definition
2017/11/15	
V1.0.3	increase SSOP20 Package definition
2017/6/23	Update TMR3 Interrupt flagInstructions for
V1.0.2	Update TMR0/TRM1/TMR3 About automatic PWMUpdated instructions for shutdown and restart SPI In the
2017/5/15	chapter SPI Description of interrupt processingAnd update SPFR Description of the register
V1.0.1	delete I2C1 Section, this feature is not available
2017/2/13	Improved the definition of some registers
V1.0.0	initial version
2016/12/29	
_	