SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

- Organization . . . 1 048 576 \times 4
- Single 5-V Power Supply for TMS44400/P (±10% Tolerance)
- Single 3.3-V Power Supply for TMS46400/P (±10% Tolerance)
- Low Power Dissipation (TMS46400P only) 200-μA CMOS Standby 200-μA Self Refresh 300-μA Extended-Refresh Battery Backup
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	(t _{AA})	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4x400/P-60	60 ns	15 ns	30 ns	110 ns
'4x400/P-70	70 ns	18 ns	35 ns	130 ns
'4x400/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 1024-Cycle Refresh in 16 ms
 128 ms (MAX) for Low-Power,
 Self-Refresh Version (TMS4x400P)
- 3-State Unlatched Output
- Texas Instruments EPIC™ CMOS Process

description

The TMS4x400 series is a set of high-speed, 4194304-bit dynamic random-access memories (DRAMs), organized as 1048576 words of four bits each. The TMS4x400P series is a set of self-refresh high-speed, low-power, with extended-refresh, 4194304-bit DRAMs, organized as 1048576 words of four bits each. Both series employ state-of-the-art enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power.

D	GA PAC (TOP VI	_		DJ PACKAGE (TOP VIEW)						
DQ1 _ DQ2 _ W _ RAS _ A9 _	1 2 3 4 5	25	V _{SS} DQ4 DQ3 CAS	DQ1	1	26 25 24 23 22	V _{SS} DQ4 DQ3 CAS			
A0	9 10 11 12 13	17 7 16 7 15 7	48 47 46 45 44	A0	9 10 11 12 13	18 17 16 15 14	A8 A7 A6 A5 A4			

PIN	NOMENCLATURE
A0-A9	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In
OE	Output Enable
RAS	Row-Address Strobe
Vcc	5-V or 3.3-V Supply
VSS	Ground
\overline{W}	Write Enable

 Operating Free-Air Temperature Range 0°C to 70°C

AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44400	5 V	_	1024 in 16 ms
TMS44400P	5 V	Yes	1024 in 128 ms
TMS46400	3.3 V	_	1024 in 16 ms
TMS46400P	3.3 V	Yes	1024 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4x400 and TMS4x400P are offered in a 20/26-lead plastic small-outline (TSOP) package (DGA suffix) and a 300-mil 20/26-lead plastic surface-mount SOJ package (DJ suffix). Both packages are characterized for operation from 0° C to 70° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DJ package.

functional block diagram



SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

operation

enhanced page mode

Enhanced-page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum \overline{RAS} low time and the \overline{CAS} page cycle time used. With minimum \overline{CAS} page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening \overline{RAS} cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS4x400 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} maximum (access time from \overline{CAS} low) if t_{AA} maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time \overline{CAS} goes high, access time from the next cycle is determined by the later occurrence of t_{CAC} (acces time from \overline{CAS} low) or t_{CPA} (access time from column precharge).

address (A0-A9)

Twenty address bits are required to decode any one of the 1048576 storage-cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by RAS. The ten column-address bits are set up on A0 through A9 and latched onto the chip by CAS. All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

write enable (\overline{W})

The read or write mode is selected through \overline{W} input. A logic high on \overline{W} selects the read mode and a logic low selects the write mode. \overline{W} can be driven from standard TTL circuits (TMS44400/P) or low voltage TTL circuits (TMS46400/P) without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of \overline{OE} . This permits early-write operation to complete with \overline{OE} grounded.

data in/out (DQ1-DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after all access times are satisfied. The output remains valid while \overline{CAS} and \overline{OE} are low. \overline{CAS} or \overline{OE} going high returns the output to a high-impedance state. This is accomplished by bringing \overline{OE} high prior to applying data, satisfying the \overline{OE} to data delay hold time (t_{OED}).

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. When $\overline{\text{OE}}$ is high, the buffers remain in the high-impedance state. Bringing $\overline{\text{OE}}$ low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ is brought high.



SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x400P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- μ A (TMS46400P) or 500- μ A (TMS44400P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125 μ s while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels need to be at CMOS levels (V_{IL} \leq 0.2 V, V_{IH} \geq V_{CC} - 0.2 V).

self refresh

The self-refresh mode is entered by dropping $\overline{\text{CAS}}$ low prior to $\overline{\text{RAS}}$ going low. $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μ s. The chip is then refreshed by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are brought high to satisfy t_{CHS}. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation, to ensure that the DRAM is fully refreshed.

power up

To achieve proper device operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

test mode

The test mode is initiated with a CBR refresh cycle while simultaneously holding \overline{W} low (WCBR). The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in test mode, any desired data sequence can be performed on the device. The device exits test mode if a CBR refresh cycle with \overline{W} held high or a \overline{RAS} -only refresh (ROR) cycle is performed.

The TMS4x400/P is configured as a 512K \times 8 bit device in test mode, where each DQ pin has a separate 2-bit parallel read- and write-data bus. During a read cycle, the two internal bits are compared for each DQ pin separately. If the two bits agree, the DQ pin goes high; if not, the DQ pin goes low. The two bits are written to reflect the state of their respective DQ pins during a parallel-write operation. Each DQ pin is independent of the others, and any data pattern desired can be written on each DQ pin. Test time is reduced by a factor of 4 for this series.



test mode (continued)




Figure 1. Test-Mode Cycle Timing[†]

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} :	TMS44400, TMS44400P	 - 1.0 V to 7.0 V
	TMS46400, TMS46400P	 - 0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	TMS44400, TMS44400P	 - 1.0 V to 7.0 V
	TMS46400, TMS46400P	 - 0.5 V to 4.6 V
Short-circuit output current		 50 mA
Power dissipation		
Operating free-air temperature range,	T _A	 0°C to 70°C
Storage temperature range, T _{stg}		

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		TM	S44400	/P		TMS4640	0/P	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VIH	High-level input voltage	2.4		6.5	2		V _{CC} + 0.3	V
V_{IL}	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

[†] The states of \overline{W} , data in, and address are defined by the type of cycle used during test mode.

SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'44400 '44400		'44400 '44400	0-70 0P-70	'44400 '44400		UNIT
		CONDITIONS	,	MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$		2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0 \text{ V to 6.5 V},$ All others = 0 V to V_{CC}			± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \text{V}_{O} = 0$	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V to V}_{CC},$ CAS high		± 10		± 10		± 10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimu	m cycle		105		90		80	mA
	Standby current	After one memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)			2		2		2	mA
I _{CC2}		After o <u>ne memory</u> cycle, RAS and CAS high,	'44400		1		1		1	mA
		$V_{IH} = V_{CC} - 0.2 V$ (CMOS)	'44400P		500		500		500	μΑ
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 4)	VCC = 5.5 V, Minimum RAS cycling, CAS high (RAS only); RAS low after CAS low			105		90		80	mA
I _{CC4}	Average page current (see Notes 3 and 5)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \frac{\text{t}_{PC}}{\text{CAS}} = \text{N}$			90		80		70	mA
I _{CC6} †	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS < 0 t _{RAS} and t _{CAS} > 1000			500		500		500	μΑ
ICC7	Standby current, outputs enabled (see Note 3)	RAS = V _{IH} , CAS = Y	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$		5		5		5	mA
I _{CC10} †	Battery-backup current (with CBR)	$t_{RC} = 125 \ \mu s, t_{RAS} \le V_{CC} - 0.2 \ V \le V_{IH} \le 6.5 \ 0 \ V \le V_{IL} \le 0.2 \ V, \ \overline{W} \ and \ \overline{OE} = V_{IH}, \ Address \ and \ data \ stable$	5 V,		500		500		500	μΑ

† For TMS44400P only

NOTES: 3. ICC MAX is specified with no load connected.

4. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

5. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS		'46400-6 '46400P	-	'46400-7 '46400P·	-	'46400-8 '46400P-	-	UNIT
		CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	
V	High-level	$I_{OH} = -2 \text{ mA (LVTTL)}$		2.4		2.4		2.4		V
VOH	output voltage	I _{OH} = - 100 μA (LVCMC	OS)	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		V
VOL	Low-level	$I_{OL} = 2 \text{ mA (LVTTL)}$			0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA (LVCMOS)		0.2		0.2		0.2	V
Ц	Input current (leakage)	$V_I = 0 \text{ V to } 3.9 \text{ V}, V_{CC} = 0 \text{ All others} = 0 \text{ V to } V_{CC} = 0 \text{ V to }$	= 3.6 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_O = 0 \text{ V to V}_{CC}, \text{ V}_{CC}}{\text{CAS high}}$	= 3.6 V,		± 10		± 10		± 10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	Minimum cycle, VCC	= 3.6 V		70		60		50	mA
		After one memory cycle, RAS and CAS high, V _{IH} = 2 V (LVTTL)			2		2		2	mA
ICC2	Standby current	After o <u>ne memory</u> cycle, RAS and CAS high,	'46400		300		300		300	μΑ
		VIH = V _{CC} - 0.2 V (LVCMOS)	'46400P		200		200		200	μΑ
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 4)	Minimum cycle, V _{CC} : RAS cycling, CAS high (RAS only); RAS low after CAS low (70		60		50	mA
ICC4	Average page current (see Notes 3 and 5)	$\frac{\text{tpC} = \text{MIN},}{\text{RAS low},} \frac{\text{VCC}}{\text{CAS}}$	= 3.6 V, cycling		60		50		40	mA
ICC6 [†]	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS t _{RAS} and t _{CAS} > 1000 r	< 0.2 V, ms		200		200		200	μΑ
I _{CC7}	Standby current, outputs enabled (see Note 3)	RAS = V _{IH} , CAS : Data out = enabled	= V _{IL} ,		5		5		5	mA
ICC10 [†]	Battery-backup current (with CBR)	t_{RC} = 125 μ s, t_{RAS} V_{CC} - 0.2 $V \le V_{IH} \le 3.9$ $0 \ V \le V_{IL} \le 0.2 \ V$, \overline{W} and $\overline{OE} = V_{IH}$, Address and data stable) V,		300		300		300	μΑ

† For TMS46400P only

NOTES: 3. I_{CC} MAX is specified with no load connected.

- 4. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$
- 5. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A10		5	pF
C _{i(RC)}	Input capacitance, CAS and RAS		7	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(W)}	Input capacitance, $\overline{\overline{W}}$		7	pF
Co	Output capacitance		7	pF

NOTE 6: V_{CC} = 5 V \pm .5 V for the TMS44400 devices, V_{CC} = 3.3 V \pm 0.3 V for the TMS46400 devices, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'4x400-60 '4x400P-60		'4x400-70 '4x400P-70		'4x400-80 '4x400P-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tOEA	Access time from OE low		15		18		20	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
tOFF	Output-disable time after CAS high (see Note 7)	0	15	0	18	0	20	ns
tOEZ	Output-disable time after OE high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: toff is specified when the output is no longer driven.



SMHS562C - MAY 1995 - REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4x400P-60 '4			00-70 00P-70		400-80 00P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 8)	110		130		150		ns
tRWC	Cycle time, read-write	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Note 9)	40		45		50		ns
^t PRWC	Cycle time, page-mode read-write	85		96		105		ns
t _{RASP}	Pulse duration, RAS low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
t _{RASS}	Pulse duration, RAS low, self refresh	100		100		100		μs
tCAS	Pulse duration, CAS low (see Note 11)	10	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
t _{RPS}	Precharge time after self refresh using RAS	110		130		150		ns
t _{WP}	Pulse duration, write	10		10		10		ns
†ASC	Setup time, column address before CAS low	0		0		0		ns
^t ASR	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data (see Note 12)	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
t _{RWL}	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, \overline{W} low before $\overline{\text{CAS}}$ low (early-write operation only)	0		0		0		ns
tWSR	Setup time, W high (CBR refresh only)	10		10		10		ns
tWTS	Setup time, W low (test mode only)	10		10		10		ns
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t DHR	Hold time, data after RAS low (see Note 13)	50		55		60		ns
^t DH	Hold time, data (see Note 12)	10		15		15		ns
^t AR	Hold time, column address after RAS low (see Note 13)	50		55		60		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 14)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 14)	0		0		0		ns
tWCH	Hold time, W low after CAS low (early-write operation only)	10		15		15		ns
tWCR	Hold time, W low after RAS low (see Note 13)	50		55		60		ns
^t WHR	Hold time, \overline{W} high (\overline{CBR} refresh only)	10		10		10		ns
tWTH	Hold time, $\overline{\overline{W}}$ low (test mode only)	10		10		10		ns
tCHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
^t OEH	Hold time, OE command	15		18		20		ns
tOED	Hold time, OE to data delay	15		18		20		ns

- NOTES: 8. All cycle times assume $t_T = 5$ ns.
 - 9. To ensure tpc min, tASC should be \geq tcp.
 - 10. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
 - 11. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
 - 12. Referenced to the later of \overline{CAS} or \overline{W} in write operations
 - 13. The minimum value is measured when $t_{\mbox{\scriptsize RCD}}$ is set to $t_{\mbox{\scriptsize RCD}}$ min as a reference.
 - 14. Either tRRH or tRCH must be satisfied for a read cycle.




timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4x400-60 '4x400P-60		'4x400 '4x400		'4x400-80 '4x400P-80		UNIT
1			MIN	MAX	MIN	MAX	MIN	MAX	
^t ROH	Hold time, RAS referenced to OE		10		10		10		ns
tAWD	Delay time, column address to $\overline{\overline{W}}$ low (read-write operation	only)	55		63		70		ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)		10		10		10		ns
^t CRP	Delay time, CAS high to RAS low		0		0		0		ns
^t CSH	Delay time, RAS low to CAS high		60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)		5		5		5		ns
tCWD	Delay time, CAS low to W low (read-write operation only)		40		46		50		ns
t _{RAD}	Delay time, RAS low to column address (see Note 15)		15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high		30		35		40		ns
tCAL	Delay time, column address to CAS high		30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)		20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low		0		0		0		ns
tRSH	Delay time, CAS low to RAS high		15		18		20		ns
tRWD	Delay time, \overline{RAS} low to \overline{W} low (read-write operation only)		85		98		110		ns
tTAA	Access time from address (test mode)		35		40		45		ns
^t TCPA	Access time from column precharge (test mode)		40		45		50		ns
^t TRAC	Access time from RAS (test mode)		65		75		85		ns
torr	Refresh time interval	'4x400		16		16		16	ms
tREF	Venezu mine iliferati	'4x400P		128		128		128	ms
t⊤	Transition time		2	30	2	30	2	30	ns

NOTE 15: The maximum value is specified only to ensure access time.


PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.


Figure 2. Load Circuits for Timing Parameters





NOTE A: C_I includes probe and fixture capacitance.

Figure 3. Low-Voltage Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 4. Read-Cycle Timing






Figure 5. Early-Write-Cycle Timing

ADVANCE INFORMATION






Figure 6. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


Figure 7. Read-Write-Cycle Timing



NOTES: A. Access time is t_{CPA} or t_{AA} dependent.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 8. Enhanced-Page-Mode Read-Cycle Timing




NOTES: Referenced to CAS or W, whichever occurs last A.

A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Write-Cycle Timing

ADVANCE INFORMATION



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 10. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 11. RAS-Only Refresh-Cycle Timing




Figure 12. Automatic-CBR-Refresh-Cycle Timing




Figure 13. Self-Refresh-Cycle Timing






Figure 14. Hidden-Refresh-Cycle (Read) Timing




Figure 15. Hidden-Refresh-Cycle (Write) Timing

PARAMETER MEASUREMENT INFORMATION






Figure 16. Test-Mode Entry-Cycle Timing

device symbolization (TMS44400 illustrated)



DJ (R-PDSO-J20/26)

PLASTIC SMALL-OUTLINE J-LEAD PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

MECHANICAL DATA

DGA (R-PDSO-G20/26)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated