

# **Single-Ended Bus Transceiver**

#### **FEATURES**

- Operating Power Supply Range 6 V ≤ V<sub>BAT</sub> ≤ 36 V
- Reverse Battery Protection Down to  $V_{BAT} \ge -24 \text{ V}$
- Standby Mode With Very Low Current Consumption I<sub>BAT(SB)</sub> = 1 μA @ V<sub>DD</sub> = 0.5 V
- Low Quiescent Current in OFF Condition  $I_{BAT}$  = 120  $\mu A$  and  $I_{DD} \le 10 \ \mu A$
- ISO 9141 Compatible

- Overtemperature Shutdown Function For K Output
- Defined K Output OFF for Open GND
- Defined Receive Output Status for Open L or K Inputs
- Defined K Output OFF for TX Input Open
- 2-kV ESD
- Typical Transmit Speeds of 200 kBaud

#### **DESCRIPTION**

The Si9243AEY is a monolithic bus transceiver designed to provide bidirectional serial communication in automotive diagnostic applications.


The device incorporates protection against overvoltages and short circuits to  $V_{BAT}$ . The transceiver pin is protected and can be driven beyond the  $V_{BAT}$  voltage.

The RX output is capable of driving CMOS or 1  $\times$  LSTTL load.

The Si9243AEY is built on the Vishay Siliconix BiC/DMOS process. This process supports bipolar transistors, CMOS, and DMOS. An epitaxial layer prevents latchup.


The Si9243AEY is available in a 8-pin SO package and operates over the automotive temperature range (-40 to 125°C).

### PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM





## **OUTPUT TABLE AND STATE DIAGRAMS**



Note: Over Temp is an internal condition, not meant to be a logic signal.

INPUTS		STATE VARIABLE		OUTPUT TABLE			
TX	L	Α	В	K	RXK	$RX_L$	Comments
0	0	1	1	0	0	0	
1	1	1	1	1	1	1	
0	1	1	1	0	0	1	
1	0	1	1	1	1	0	
X	L	0	1	HiZ	K	L	Over Temp
0	L	1	0	HiZ	K	L	Short Circuit
1	1	1	1	1	1	1	Receive Mode
1	0	1	1	0	0	0	

X = "1" or "0"

HiZ = High Impedance State

### **ABSOLUTE MAXIMUM RATINGS**

Voltage Referenced to Ground	Voltage on V <sub>DD</sub>
Voltage On V <sub>BAT</sub>	K Pin Only, Short Circuit Duration (to V <sub>BAT</sub> or GND) Continuous
Voltage K , L	Operating Temperature (T <sub>A</sub> ) –40 to 125°C
Voltage Difference V <sub>(VBAT, K, L)</sub>	Junction and Storage Temperature55 to 150°C
or Max. Current	Thermal Resistance $\Theta_{ m JA}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING RANGE**

Voltage Referenced to Ground	K, L
V <sub>DD</sub>	Digital Inputs
V <sub>BAT</sub>	



		Test Conditions Unless Specified $V_{DD} = 4.5 \text{ to } 5.5 \text{ V} \\ V_{BAT} = 6 \text{ to } 36 \text{ V}$		Temp <sup>a</sup>	<b>Limits</b> -40 to 125°C			
Parameter	Symbol				Min <sup>b</sup>	Typc	Max <sup>b</sup>	Unit
Transmitter and Logic Leve	ls							
TX Input Low Voltage	$V_{ILT}$			Full			1.5	
TX Input High Voltage	V <sub>IHT</sub>			Full	3.5			V
TX Input Capacitanced	C <sub>INT</sub>			Full			10	pF
TX Input Pull-up Resistance	R <sub>TX</sub>	V <sub>DD</sub> = 5.	5 V, TX = 1.5 V, 3.5 V	Full	10	20	40	kΩ
K Transmit	II.	1					10	
		$R_L = 510 \ \Omega \ \pm 5\%, \ V_{BAT} = 6 \text{ to } 18 \text{ V}$		Full			0.2 V <sub>BAT</sub>	
K Output Low Voltage	Volk	$R_L = 1 \text{ k}\Omega \pm 5\%, V_{BAT} = 16 \text{ to } 36 \text{ V}$		Full			0.2 V <sub>BAT</sub>	
and the second s	· OLK	$R_L = 510 \Omega \pm 5\%$ , $V_{BAT} = 4.5 \text{ V}$		Full			1.2	
				Full	0.95			V
K Output High Voltage	V <sub>OHK</sub>	$R_L = 510 \ \Omega \pm 5\%, \ V_{BAT} = 4.5 \text{ to } 18 \text{ V}$		Full	$V_{BAT}$			
Tr Galpat Flight Voltage	VOHK	$R_L$ = 1 k $\Omega$ ±5%, $V_{BAT}$ = 16 to 36 V		Full	0.95 V <sub>BAT</sub>			
K Rise, Fall Times	t <sub>r</sub> , t <sub>f</sub>	See Test Circuit		Full	VBAI		9.6	μS
K Output Sink Resistance	Rsi	See lest Circuit		Full			110	Ω
K Output Capacitanced	Co	TX = 0 V		Full			20	pF
Receiver		I				<u> </u>	1	•
		T			0.65	1		
L and K Input High Voltage	$V_{IH}$			Full	V <sub>BAT</sub>			
L and K Input Hysteresis <sup>c, d</sup>	V <sub>HYS</sub>			Full		0.05 V <sub>BAT</sub>		V
L and K Input Currents	I <sub>IH</sub>		$V_{IH} = V_{BAT}$	Full			20	μΑ
RX <sub>L</sub> and RX <sub>K</sub> Output Low Voltage	V <sub>OLR</sub>	TX = 4 V	$V_{ILK}$ , $V_{ILL} = 0.35 V_{BAT}$ $I_{OLR} = 1 \text{ mA}$	Full			0.4	٧
RX <sub>L</sub> and RX <sub>K</sub> Pull-up Resistance	$R_{RX}$			Full	5		20	kΩ
RX <sub>K</sub> Turn On Delay	t., ,	$\begin{aligned} R_L &= 510~\Omega~\pm5\%,~V_{BAT} = 6~to~18~V\\ C_L &= 10~nF,~See~Test~Circuit \end{aligned}$ $\begin{aligned} R_L &= 1~k\Omega~\pm5\%,~V_{BAT} = 16~to~36~V\\ C_L &= 4.7~nF,~See~Test~Circuit \end{aligned}$		Full		3	10	μς
TOOK Turn On Bellay	t <sub>d(on)</sub>			Full		3	10	
RX <sub>K</sub> Turn Off Delay	t <sub>d(off)</sub>	$R_L$ = 510 $\Omega$ ±5%, $V_{BAT}$ = 6 to 18 $V_{C_L}$ = 10 nF, See Test Circuit		Full		3	10	p.O
	3(0)	$R_L = 1 \text{ k}\Omega$ $C_L = 4.7$	$R_L$ = 1 k $\Omega$ ±5%, $V_{BAT}$ = 16 to 36 V $C_L$ = 4.7 nF, See Test Circuit			3	10	
Supplies								
Bat Supply Current On	I <sub>BAT(on)</sub>		$0 \text{ V}, \text{ V}_{BAT} \leq 16 \text{ V}$	Full		1.2	3	mA
Bat Supply Current Off	I <sub>BAT(off)</sub>	$V_{IHT} \le V_{TX}, V_{IHK} \le V_{K}, V_{IHL} \le V_{L} V_{BAT}$ $\le 12 V$		Full		120	220	μΑ
Bat Supply Current Standby	I <sub>BAT(SB)</sub>	$V_{DD} \le 0.5 \text{ V}, V_{BAT} \le 12 \text{ V}$		Full		<1	10	
Logic Supply Current On	I <sub>DD(on)</sub>	$V_{DD} \le 5.5 \text{ V}, TX = 0 \text{ V}$		Full		1.4	2.3	mA
Logic Supply Current Off	I <sub>DD(off)</sub>	$V_{IHT} \le V_{TX}, V_{IHK} \le V_{K}, V_{IHL} \le V_{L} V_{BAT}$ $\le 12 V$		Full			10	μΑ
Miscellaneous								
TX Transmit Baud Rate	$BR_T$	$R_L = 510 \Omega, C_L = 10 \text{ nF}$		Full	10.4			
RX <sub>L</sub> and RX <sub>K</sub> Receive Baud Rate <sup>c</sup>	BR <sub>R</sub>	6 V < V <sub>BAT</sub> < 16 V, C <sub>RX</sub> = 20 pF		Full		200		kBaud
Transmission Frequency	f <sub>K-RXK</sub>	$6 \text{ V} < \text{V}_{BAT} < 16 \text{ V}, R_K = 510 \Omega, C_K \le 1.3 \text{ nF}$		Full	50	200		kHz
TX Minimum Pulse Width <sup>d, e</sup>	t <sub>TX</sub>	Dai - , K , K		Full	1			μS
Over Temperature Shutdown <sup>d</sup>	T <sub>SHUT</sub>	Temperature Rising		1	160	180		
Temperature Shutdown Hysteresis <sup>c</sup>	T <sub>HYST</sub>	<u> </u>				30	1	°C

### Notes

- tes

  Room = 25°C, Cold and Hot = as determined by the operating temperature suffix.

  The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


  Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

  Guaranteed by design, not subject to production test.

  Minimum pulse width to reset a fault condition.



### **PIN CONFIGURATION**



ORDERING INFORMATION					
Part Number	Temperature Range				
Si9243AEY	–40 to 125°C				

PIN DESCRIPTION						
Pin Number	Symbol	Description				
1	RX <sub>K</sub>	K Receiver, Output				
2	RX <sub>L</sub>	L Receiver, Output				
3	$V_{DD}$	Positive Power Supply				
4	TX	Transmit, Input				
5	GND	Ground Connection				
6	К	K Transmit/Receive, Bidirectional				
7	$V_{BAT}$	Battery Power Supply				
8	L	L Transmit, Input				

### **FUNCTIONAL DESCRIPTION**

The Si9243AEY can be either in transmit or receive mode and it contains over temperature, and short circuit  $V_{BAT}$  fault detection circuits.

The voltage on the K and L pins are internally compared to  $V_{BAT/2}$ . If the voltage on the K or L pin is less than  $V_{BAT/2}$  then  $RX_K$  or  $RX_L$  output will be "low." If the voltage on the K or L pin is greater than  $V_{BAT/2}$  then  $RX_K$  or  $RX_L$  output will be "high.


In order to be in transmit mode, TX must be set "low." The TX signal is then internally inverted and turns the MOSFET on, causing the K pin to be "low." In transmit mode, the processor

monitors the RX $_{K}$  and TX. When the two mirror each other there is no fault. In the event of over temperature, or short circuit to V $_{BAT}$ , the Si9243AEY will turn off the K output to protect the IC. The K pin will stay in high impedance and RX $_{K}$  will follow the K pin. The fault will be reset when TX is toggled high. RX $_{K}$ , RX $_{L}$  and TX pins have internal pull up resistor to V $_{DD}$  while K and L pins have internal pull down resistors. When any one of the TX, V $_{BAT}$  or GND pins is open the K output is off.

When the TX pin is set "high" the Si9243AEY is in receive mode and the internal MOSFET is turned off.  $\rm RX_L$  and  $\rm RX_K$  outputs will follow L and K inputs respectively.



## TEST CIRCUIT AND TIMING DIAGRAMS (TRANSMIT ONLY)



## **APPLICATION CIRCUIT**

