

PIC12F629/675

Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC12F629
- PIC12F675

1.0 PROGRAMMING THE PIC12F629/675

The PIC12F629/675 is programmed using a serial method. The Serial mode will allow the PIC12F629/675 to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to PIC12F629/675 devices in all packages.

1.1 Hardware Requirements

The PIC12F629/675 requires one power supply for VDD (5.0V) and one for VPP (12V).

1.2 **Programming Mode**

The Programming mode for the PIC12F629/675 allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

FIGURE 1-1: 8-PIN DIAGRAM FOR PIC12F629









TABLE 1-1:	PIN DESCRIPTIONS	(DURING PROGRAMMING): PIC12F629/675

Pin Name	During Programming						
Fill Name	Function	Pin Type	Pin Description				
GP1	CLOCK	Ι	Clock input – Schmitt Trigger input				
GP0	DATA	I/O	Data input/output – TTL input				
MCLR	Programming mode	P ⁽¹⁾	Program Mode Select				
Vdd	Vdd	Р	Power Supply				
Vss	Vss	Р	Ground				

Legend: I = Input, O = Output, P = Power

Note 1: In the PIC12F629/675, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF. In Programming mode, the program memory space extends from 0x0000 to 0x3FFF, the first half (0x0000-0x1FFF) is user program memory and the second half (0x2000-0x3FFF) is configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC remains a '1', thus always pointing to the configuration memory. The only way to point to the user program memory is to reset the part and re-enter Program/Verify mode as described in Section 2.3.

In the configuration memory space, 0x2000-0x201F are physically implemented. However, only locations 0x2000 through 0x2003, and 0x2007 are available. Other locations are reserved.

2.2 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000 : 0x2003]. It is recommended that the user use only the seven Least Significant bits (LSb) of each ID location. Locations read out normally, even after code protection. The ID locations read out in an unscrambled fashion after code protection is enabled. It is recommended that ID location is written as "xx xxxx xbbb bbbb" where 'bbb bbbb' is ID information.

The 14 bits may be programmed, but only the LSbs are displayed by $MPLAB^{\textcircled{R}}$ IDE. xxxx's are "don't care" bits as they won't be read by MPLAB IDE.



FIGURE 2-1: PROGRAM MEMORY MAPPING

2.3 Program/Verify Mode

The Program/Verify mode is entered by holding pins CLOCK and DATA low while raising MCLR pin from VIL to VIHH (high voltage). Apply VDD and data. Once in this mode, the user program memory, data memory and the configuration memory can be accessed and programmed in serial fashion. CLOCK is Schmitt Trigger and DATA is TTL input in this mode. GP4 is tristate, regardless of fuse setting.

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the $\overline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the RESET state (hi-impedance inputs).

FIGURE 2-2:	ENTERING HIGH VOLTAGE				
	PROGRAM/VERIFY MODE				



The normal sequence for programming is to use the Load Data command to set a value to be written at the selected address. Issue the Begin Programming command followed by Read Data command to verify and then increment the address. A device RESET will clear the PC and set the address to '0'. The Increment Address command will increment the PC. The Load Configuration command will set the PC to 0x2000. The available commands are shown in Table 2-1.

2.3.1 SERIAL PROGRAM/VERIFY OPERATION

The CLOCK pin is used as a clock input pin, and the DATA pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (CLOCK) is cycled six times. Each command bit is latched on the falling edge of the clock with the LSb of the command being input first. The data on pin DATA is required to have a minimum setup and hold time (see AC/DC specifications), with respect to the falling edge of the clock. Commands that have data associated with them (Read and Load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb first.

Therefore, during a read operation the LSb will be transmitted onto pin DATA on the rising edge of the second cycle. During a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum $1 \,\mu$ s delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

Command	Mapping (MSb … LSb)						Data
Load Configuration	Х	Х	0	0	0	0	0, data (14), 0
Load Data for Program Memory	Х	Х	0	0	1	0	0, data (14) , 0
Load Data for Data Memory	Х	Х	0	0	1	1	0, data (8), zero (6), 0
Read Data from Program Memory	х	Х	0	1	0	0	0, data (14) , 0
Read Data from Data Memory	Х	Х	0	1	0	1	0, data (8), zero (6), 0
Increment Address	х	Х	0	1	1	0	
Begin Programming	0	0	1	0	0	0	Internally Timed
Begin Programming	0	1	1	0	0	0	Externally Timed
End Programming	0	0	1	0	1	0	
Bulk Erase Program Memory	Х	Х	1	0	0	1	Internally Timed
Bulk Erase Data Memory	Х	Х	1	0	1	1	Internally Timed

TABLE 2-1:COMMAND MAPPING FOR PIC12F629/675

2.3.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 0x2000. Then, by applying 16 cycles to the clock pin, the chip will load 14 bits in a "data word," as described above, which will be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify mode by taking MCLR low (VIL).





2.3.1.2 Load Data For Program Memory

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the Load Data command is shown in Figure 2-4.

FIGURE 2-4: LOAD DATA FOR PROGRAM MEMORY COMMAND



2.3.1.3 Load Data For Data Memory

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide and thus, only the first 8 bits of data after the START bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains 128 bytes. Only the lower 8 bits of the PC are decoded by the data memory, and therefore, if the PC is greater than 0x7F, it will wrap around and address a location within the physically implemented memory.

FIGURE 2-5: LOAD DATA FOR DATA MEMORY COMMAND



2.3.1.4 Read Data From Program Memory

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The DATA pin will go into Output mode on the second rising clock edge, and it will revert to Input mode (hi-impedance) after the 16th rising edge.

If the program memory is code protected ($\overline{CP} = 0$), the data is read as zeros.



FIGURE 2-6: READ DATA FROM PROGRAM MEMORY COMMAND

2.3.1.5 Read Data From Data Memory

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The DATA pin will go into Output mode on the second rising edge, and it will revert to Input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8-bits wide, and therefore, only the first 8 bits that are output are actual data. If the data memory is code protected, the data is read as all zeros. A timing diagram of this command is shown in Figure 2-7.

FIGURE 2-7: READ DATA FROM DATA MEMORY COMMAND



2.3.1.6 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 2-8.

It is not possible to decrement the address counter. To reset this counter, the user should exit and re-enter Programming mode.

FIGURE 2-8: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



2.3.1.7 Begin Programming (Internally Timed)

A Load command must be given before every Begin Programming command. Programming of the appropriate memory (user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No End Programming command is required.

When programming data memory, the byte being addressed is erased before being programmed.

FIGURE 2-9: BEGIN PROGRAMMING COMMAND (INTERNALLY TIMED)



2.3.1.8 Begin Programming (Externally Timed)

A Load command must be given before every Begin Programming command. Programming of the appropriate memory (user program memory or data memory) will begin after this command is received and decoded. Programming requires (tprog2) time and is terminated using an End Programming command. This command programs the current location, no erase is performed.





2.3.1.9 Bulk Erase Program Memory

After this command is performed and calibration bits are erased, the entire program memory is erased. If data is code protected, data memory will also be erased.

Note: The OSCCAL word and BG bits must be read prior to erasing the device and restored during the programming operation. OSCCAL is at location 0x3FF and the BG bits are bits 12 and 13 of the configuration word (0x2007).

To perform a bulk erase of the program memory, the following sequence must be performed.

- 1. Read OSCCAL 0x3FF.
- 2. Read configuration word.
- 3. Do a Bulk Erase Program Memory command.
- 4. Wait Tera to complete bulk erase.

If the address is pointing to the ID/configuration program memory (0x2000 - 0x200F), then both the user memory and the ID locations will be erased.

FIGURE 2-11: BULK ERASE PROGRAM MEMORY COMMAND



2.3.1.10 Bulk Erase Data Memory

To perform a bulk erase of the data memory, the following sequence must be performed.

- 1. Do a Bulk Erase Data Memory command.
- 2. Wait Tera to complete bulk erase.

Data memory won't erase if code protected ($\overline{CPD} = 0$).

FIGURE 2-12: BULK ERASE DATA MEMORY COMMAND







PIC12F629/675







© 2003 Microchip Technology Inc.

PIC12F629/675





3.0 CONFIGURATION WORD

The PIC12F629/675 has several configuration bits. These bits can be programmed (reads '0'), or left unchanged (reads '1'), to select various device configurations.

REGISTER 3-1: CONFIGURATION WORD OR PIC12F629/675 DEVICE

R/P-1	R/P-1	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
BG1	BG0	—	—	—	CPD	CP	BODEN	MCLRE	PWRTE	WDTE	FOSC2	F0SC1	F0SC0
oit 13					-		•						bit
bit 13-12:			gap Calibra 3andgap vo	ation bits ⁽²⁾ Itage									
	11	= Highest	Bandgap v	voltage									
bit 11-9:		•	d: Read as										
bit 8:	1 = D	ata memor	ection Data y is not pro y is externa		tected								
bit 7:	1 = P		mory is no	t code prot de protecte									
bit 6:	1 = B	EN: Brown- OD Reset (OD Reset (enabled	Reset Ena	ble bit ⁽¹⁾								
bit 5:	1 = M	CLR pin is	Pin Function MCLR fun alternate f	iction	CLR functio	on is intern	ally disable	d.					
bit 4:	1 = P'	TE : Power- WRT disab WRT enab	oled	Enable bit ⁽¹)								
bit 3:	1 = W	E: Watchdo /DT enable /DT disable		nable bit									
bit 2-0:	000 = 001 = 010 = 100 = 101 = 110 =	= LP oscilla = XT oscilla = HS oscilla = EC: I/O fi = INTOSC = INTOSC = RC oscill	ator: Crysta ator: High s unction on oscillator: I oscillator: (ator: I/O fu	ower crysta al/resonato speed crys GP4/T1G/0 I/O functior CLKOUT fu nction on Q	r on GP5/T al/resonate DSC2/CLK0 on GP4/T unction on 0 GP4/T1G/O	1CKI/OSC or on GP5/ OUT, CLK 1G/OSC2/ GP4/T1G/0 SC2/CLK0	C1/CLKIN ar 1/CLKIN an T1CKI/OSC IN on GP5/7 CLKOUT, I/ DSC2/CLKC DUT, RC on /CLKOUT, I	d GP4/T10 1/CLKIN a F1CKI/OSC 0 function 0UT, I/O fun GP5/T1Ck	G/OSC2/CL nd GP4/T1 C1/CLKIN on GP5/T1 nction on G KI/OSC1/CL	<u>K</u> OUT G/OSC2/C CKI/OSC1 P5/T1CKI/	/CLKIN OSC1/CLK	IN	
	Note				ct Reset E		s not automa						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0	,
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

3.1 Device ID Word

The device ID word for the PIC12F629/675 is located at 2006h.

TABLE 3-1: DEVICE ID VALUES

Device	Device ID Value					
Device	Dev	Rev				
PIC16F629	00 1111 100	x xxxx				
PIC16F675	00 1111 110	x xxxx				

© 2003 Microchip Technology Inc.

4.0 CODE PROTECTION

For PIC12F629/675 devices, once code protection is enabled, all program memory locations, except 0X3FF, read all 0's. The ID locations and the configuration word read out in an unprotected fashion. Further programming is disabled for the entire program memory. Data memory is protected with its own code protect bit (\overline{CPD}). It is possible to program the ID locations and the configuration word.

4.1 Disabling Code Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off (data protect bit = 1) using this procedure. However, all data within the program memory and the data memory will be erased when this procedure is executed, and thus, the security of the data or code is not compromised. To disable code protect:

- a) Read and store OSCCAL and BG bits.
- b) Execute Load Configuration (00000).
- c) Execute Bulk Erase Program Memory (001001).
- d) Wait Tera.
- e) Execute Bulk Erase Data Memory (001011).
- f) Wait Tera.
- g) Reset device to RESET address counter before re-programming device.
- h) Restore OSCCAL and BG bits.

Note: To ensure system security, if CPD bit = 0, step c) will also erase data memory.

4.2 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC12F629/675, the EEPROM data memory should also be embedded in the HEX file (see Section 4.3.2).

Microchip Technology Incorporated feels strongly that this feature is important for the benefit of the end customer.

4.3 Checksum Computation

4.3.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC12F629/675 memory locations and adding up the op codes to the maximum user addressable location, (e.g., 0x3FF for the PIC12F629/675). Any carry bits exceeding 16 bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC12F629/675 devices is shown in Table 4-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device.

- Note 1: The checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read
 - Some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 4-1:	CHECKSUM COMPUTATION

Device	Code Protect	Checksum [*]	Blank Value	0x25E6 at 0 and Max Address
PIC12F629/675	OFF	SUM[0x0000:0x3FE] + CFGW & 01FF	BE00	89CE
	ALL	CFGW & 0x01FF + SUM_ID	BF7F	8B4D

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nybble.

For example: ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then $SUM_ID = 0x1234$

*Checksum = [Sum of all the individual expressions] MODULO [0xFFF]

+ = Addition

& = Bitwise AND

4.3.2 EMBEDDING DATA EEPROM CONTENTS IN HEX FILE

The programmer should be able to read data EEPROM information from a HEX file and conversely (as an option), write data EEPROM contents to a HEX file along with program memory information and fuse information.

The 128 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSb aligned.

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC (Characteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Sym	Characteristics	Min	Тур	Max	Units	Conditions/Comments		
General		0.0						
Vdd	VDD level for word operations, program memory	2.0 4.5		5.5 5.5	V V	PIC12F675-ICD PIC12F629/675		
Vdd	VDD level for word operations, data memory	4.5		5.5	V			
Vdd	VDD level for bulk erase/write operations, program and data memory	4.5		5.5	V			
Vінн	High voltage on MCLR for Programming mode entry	VDD + 3.5		13.5	V			
Tvhhr	MCLR rise time (Vss to VHH) for Programming mode entry			1.0	μs			
TPPDP	Hold time after V₽₽↑	5			μs			
ViH1	(CLOCK, DATA) input high level	0.8 Vdd			V			
Vi∟1	(CLOCK, DATA) input low level	0.2 VDD			V			
TSET0	CLOCK, DATA setup time before MCLR [↑] (Programming mode selection pattern setup time)	100			ns			
Thld0	CLOCK, DATA hold time after MCLR↑ (Programming mode selection pattern setup time)	5			μs			
Serial P	rogram/Verify							
TSET1	Data in setup time before ${\sf clock} \downarrow$	100			ns			
THLD1	Data in hold time after ${\sf clock} \downarrow$	100			ns			
Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0			μs			
TDLY2	Delay between clock \downarrow to clock \uparrow of next command or data	1.0			μs			
TDLY3	Clock↑ to data out valid (during READ DATA)			80	ns			
Tera	Erase cycle time		4	8	ms			
Tprog1	Programming cycle time (internally timed)		5 2	6 2.5	ms	Data Memory Program Memory		
Tprog2	Programming cycle time (externally timed)	2		2	ms	$10^{\circ}C \le TA \le +40^{\circ}C$ Program Memory		
TDIS	Time delay from program to compare (HV discharge time)	0.5			μs			

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUS, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany** Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham

03/25/03

Berkshire, England RG41 5TU

Tel: 44 118 921 5869 Fax: 44-118 921-5820