PIC18 Assembly Language Programming

2

2.1 Objectives

After completing this chapter, you should be able to

- Explain the structure of an assembly language program
- Use assembler directives to allocate memory blocks and define constants
- Write assembly programs to perform simple arithmetic operations
- Write program loops to perform repetitive operations
- Use a flowchart to describe program flow
- Create time delays of any length using program loops

2.2 Introduction

Assembly language programming is a method of writing programs using instructions that are the symbolic equivalent of machine code. The syntax of each instruction is structured to allow direct translation to machine code.

This chapter begins the formal study of Microchip PIC18 assembly language programming. The format rules, specification of variables and data types, and the syntax rules for program statements are introduced in this chapter. The rules for the Microchip MPASM[®] assembler will be followed. The rules discussed in this chapter also apply to all other Microchip families of MCUs.

2.3 Assembly Language Program Structure

A program written in assembly language consists of a sequence of statements that tell the computer to perform the desired operations. From a global point of view, a PIC18 assembly program consists of three types of statements:

- Assembler directives. Assembler directives are assembler commands that are used to control the assembler: its input, output, and data allocation. An assembly program must be terminated with an END directive. Any statement after the END directive will be ignored by the assembler.
- Assembly language instructions. These instructions are PIC18 instructions. Some are defined with labels. The PIC18 MCU allows us to use up to 77 different instructions.
- *Comments.* There are two types of comments in an assembly program. The first type is used to explain the function of a single instruction or directive. The second type explains the function of a group of instructions or directives or the whole routine.

The source code of an assembly program can be created using any ASCII text file editor. Each line of the source file may consist of up to four fields:

- Label
- Mnemonic
- Operand(s)
- Comment

The order and position of these four fields are important. Labels must start in column 1. Mnemonics may start in column 2 or beyond. Operands follow the mnemonic. Comments may follow the operands, mnemonics, or labels and can start in any column. The maximum column width is 256 characters.

One should use space(s) or a colon to separate the label and the mnemonic and use space(s) to separate the mnemonic and the operand(s). Multiple operands must be separated by commas.

2.3.1 The Label Fields

A label must start in column 1. It may be followed by a colon (:), space, tab, or the end of line. Labels must begin with an alphabetic character or an underscore (_) and may contain alphanumeric characters, the underscore, and the question mark.

Labels may be up to 32 characters long. By default, they are case sensitive, but case sensitivity can be overridden by a command line option. If a colon is used when defining a label, it is treated as a label operator and not part of the label itself.



The following instructions contain valid labels:

(a)	loop	addwf 0x20,F,A	
(b)	_again	addlw 0x03	
(C)	c?gtm	andlw 0x7F	
(d)	may2_june	bsf 0x07, 0x05,A	
Th	e followin	g instructions con	tain invalid labels:
(e)	isbig	btfsc 0x15,0x07,B	;label starts at column 2
(f)	3or5	clrf 0x16,A	;label starts with a digit
(g)	three-four	cpfsgt 0x14,A	;label contains illegal character "-"

2.3.2 The Mnemonic Field

This field can be either an assembly instruction mnemonic or an assembler directive and must begin in column 2 or greater. If there is a label on the same line, instructions must be separated from that label by a colon or by one or more spaces or tabs.

Example 2.2

Examples of mnemonic field:

(a)	false	equ	0	;equ is an assembler directive
(b)		goto	start	; goto is the mnemonic
(C)	loop:	incf	0x20,W,A	; incf is the mnemonic

2.3.3 The Operand Field

If an operand field is present, it follows the mnemonic field. The operand field may contain operands for instructions or arguments for assembler directives. Operands must be separated from mnemonics by one or more spaces or tabs. Multiple operands are separated by commas. The following examples include operand fields:

(a) cpfseq 0x20,A ; "0x20" is the operand
 (b) true equ 1 ; "1" is the operand
 (c) movff 0x30,0x65 ; "0x30" and "0x65" are operands

2.3.4 The Comment Field

The comment field is optional and is added for documentation purpose. The comment field starts with a semicolon. All characters following the semicolon are ignored through the end of the line. The two types of comments are illustrated in the following examples.

(a) decf 0x20,F,A ;decrement the loop count

(b) ;the whole line is comment

Example 2.3

Identify the four fields in the following source statement:

too_low addlw 0x02 ; increment WREG by 2

Solution: The four fields in the given source statement are as follows:

- (a) too_low is a label
- (b) addlw is an instruction mnemonic
- (c) 0x02 is an operand
- (d) ; increment WREG by 2 is a comment

2.4 Assembler Directives

Assembler directives look just like instructions in an assembly language program. Most assembler directives tell the assembler to do something other than creating the machine code for an instruction. Assembler directives provide the assembly language programmer with a means to instruct the assembler how to process subsequent assembly language instructions. Directives also provide a way to define program constants and reserve space for dynamic variables. Each assembler provides a different set of directives. In the following discussion, [] is used to indicate that a field is optional.

MPASM® provides five types of directives:

- Control directives. Control directives permit sections of conditionally assembled code.
- Data directives. Data directives are those that control the allocation of memory and provide a way to refer to data items symbolically, that is, by meaningful names.
- Listing directives. Listing directives are those directives that control the MPASM[®] listing file format. They allow the specification of titles, pagination, and other listing control.
- *Macro directives*. These directives control the execution and data allocation within macro body definitions.
- *Object directives.* These directives are used only when creating an object file.

2.4.1 Control Directives

The control directives that are used most often are listed in Table 2.1. Directives that are related are introduced in a group in the following:

if <expr> else endif

40

Directive	Description	Syntax
CODE	Begin executable code section	[<name>] code [<address>]</address></name>
#DEFINE	Define a text substition section	#define <name> [<value>]</value></name>
		<pre>#define <name> [<arg>, <arg>] <value></value></arg></arg></name></pre>
ELSE	Begin alternative assembly block to IF	else
END	End program block	end
ENDIF	End conditional assembly block	endif
ENDW	End a while loop	endw
IF	Begin conditionally assembled code block	if <expr></expr>
IFDEF	Execute if symbol has been defined	ifdef <label></label>
IFNDEF	Execute if symbol has not been defined	ifndef <label></label>
#INCLUDE	Include additional source code	<pre>#include <<include_file>> "<include_file>"</include_file></include_file></pre>
RADIX	Specify default radix	radix <default_radix></default_radix>
#UNDEFINE	Delete a substition label	#undefine <label></label>
WHILE	Perform loop while condition is true	while <expr></expr>

Table 2.1 ■ MPASM control directives

The **if** directive begins a conditionally assembled code block. If **<expr**> evaluates to true, the code immediately following **if** will assemble. Otherwise, subsequent code is skipped until an **else** directive or an **endif** directive is encountered. An expression that evaluates to 0 is considered logically false. An expression that evaluates to any other value is considered logically true.

The **else** directive begins alternative assembly block to **if**. The **endif** directive marks the end of a conditional assembly block. For example,

```
if version == 100 ; check current version
movlw 0x0a
movwf io_1,A
else
movlw 0x1a
movwf io_2,A
endif
```

will add the following two instructions to the program when the variable version is 100:

movlw 0x0a

movwf io_1,A

Otherwise, the following two instructions will be added instead:

movlw 0x1a movwf io_2,A end This directive indicates the end of the program. An assembly language program looks like the following:

; xxxx is the device name such as pic18F452
; executable code
. "
,
; end of program

[<label>] code [<ROM address>]

This directive declares the beginning of a section of program code. If *<label>* is not specified, the section is named ".code". The starting address is initialized to the specified address or will be assigned at link time if no address is specified. For example,

reset code 0x00 goto start

creates a new section called **reset** starting at the address 0x00. The first instruction of this section is **goto start.**

#define <name> [<string>]

This directive defines a text substitution string. Whenever **<name>** is encountered in the assembly code, **<string>** will be substituted. Using this directive with no **<string>** causes a definition of **<name>** to be noted internally and may be tested for using the **ifdef** directive. The following are examples for using the **#define** directive:

#define	length 20	
#define	config 0x17,7,A	
#define	sum3(x,y,z) (x + y + z)	
test	dw sum3(1, length, 200) ; place $(1 + 20 + 200)$ at this locatio	n
	bsf config ; set bit 7 of the data register 0x17 to 1	

#undefine <label>

#define

This directive deletes a substitution string.

ifdef <label>

If *<label>* has been defined, usually by issuing a **#define** directive or by setting the value on the MPASM command line, the conditional path is taken. Assembly will continue until a matching **else** or **endif** directive is encountered. For example,

test_val 2 . . ifdef test_val <execute test code> ; this path will be executed endif

ifndef <label>

If *<label>* has not been previously defined or has been undefined by issuing an **#undefine** directive, then the code following the directive will be assembled. Assembly will be enabled or

2.4 ■ Assembler Directives

disabled until the next matching **else** or **endif** directive is encountered. The following examples illustrate the use of this directive:

```
#define lcd_port 1 ; set time_cnt on
.
#undefine lcd_port ; set time_cnt off
.
infdef led_port
. ; execute this
. ; "
endif
end
```

#include "<include_file>"

This directive includes additional source file. The specified file is read in as source code. The effect is the same as if the entire text of the included file were inserted into the file at the location of the include statement. Up to six levels of nesting are permitted. *<include_file>* may be enclosed in quotes or angle brackets. If a fully qualified path is specified, only that path will be searched. Otherwise, the search order is current working directory, source file directory, MPASM executable directory. The following examples illustrate the use of this directive:

#include "p18F8720.inc" ;search the current working directory
#include <p18F452.inc>

radix <default_radix>

This directive sets the default radix for data expressions. The default radix is hex. Valid radix values are: hex, dee, or oct.

while <expr>

endw

The lines between **while** and **endw** are assembled as long as **<expr>** evaluates to **true.** An expression that evaluates to zero is considered logically false. An expression that evaluates to any other value is considered logically true. A **while** loop can contain at most 100 lines and be repeated a maximum of 256 times. The following example illustrates the use of this directive:

test_mac macro chk_cnt variable i i = 0i + = 1endw endm start test_mac 6 end

The directives related to macro will be discussed later.

2.4.2 Data Directives

The MPASM data directives are listed in Table 2.2.

Directive	Description	Syntax
CBLOCK	Define a block of constant	cblock [<expr>]</expr>
CONSTANT	Declare symbol constant	constant <label> [=<expr>,, <label>[=<expr>]</expr></label></expr></label>
DA	Store strings in program memory	[<label>] da <expr>[,<expr>,, <expr>]</expr></expr></expr></label>
DATA	Create numeric and text data	[<label>] data <expr>[,<expr>,, <expr>]</expr></expr></expr></label>
		[<label>] data "<text string="">"[, "<text_string>",]</text_string></text></label>
DB	Declare data of one byte	[<label>] db <expr>[,<expr>,, <expr>]</expr></expr></expr></label>
		[<label> db "<text string="">"[, "<text_string>",]</text_string></text></label>
DT	Define table	[<label>] dt <expr>[,<expr>,, <expr>]</expr></expr></expr></label>
		<pre>[<label>] dt "<text_string>"[, "<text string="">",]</text></text_string></label></pre>
DW	Declare data of one word	[<label>] dw <expr>[,<expr>,, <expr>]</expr></expr></expr></label>
		[<label>] dw "<text_string>"[,"<text_string>",]</text_string></text_string></label>
ENDC	End an automatic constant block	endc
EQU	Define an assembly constant	<label> equ <expr></expr></label>
FILL	Fill memory	[<label> fill <expr>,<count></count></expr></label>
RES	Reserve memory	[<label>] res <mem_units></mem_units></label>
SET	Define an assembler variable	<label> set <expr></expr></label>
VARIABLE	Declare symbol variable	variable <label>[=<expr>,, <label>[=<expr>]]</expr></label></expr></label>

Table 2.2 ■ MPASM* data directives

The user can choose his or her preferred radix to represent the number. MPASM supports the radices listed in Table 2.3.

```
[<expr>]
<label>[:<increment>][,<label>[:<increment>]]
```

endc

cblock

Туре	Syntax	Example
Decimal	D' <decimal digits="">'</decimal>	D'1000'
Hexadecimal	H' <hex_digits>' or</hex_digits>	H'234D'
	Ox <hex_digits></hex_digits>	0xC000
Octal	O' <oetal_digits>'</oetal_digits>	0'1357'
Binary	B' <binary_digits>'</binary_digits>	B'01100001'
ASCII	' <character>'</character>	'T'
	A' <character>'</character>	A'T'

Table 2.3 ■ MPASMD radix specification

The *cblock* directive defines a list of named constants. Each <label> is assigned a value of one higher than the previous <label>. The purpose of this directive is to assign address offsets to many labels. The list of names ends when an **endc** directive is encountered.

<expr> indicates the starting value for the first name in the block. If no expression is found, the first name will receive a value one higher than the final name in the previous **cblock**. If the first **cblock** in the source file has no <expr>, assigned values start with zero.

44

2.4 ■ Assembler Directives

If *<increment>* is specified, then the next *<label>* is assigned the value of *<*increment> higher than the previous *<label>*. The following examples illustrate the use of these two directives:

```
cblock 0x50
test1, test2, test3, test4 ;test1..test4 get the value of 0x50..0x53
endc
cblock 0x30
twoByteVal: 0, twoByteHi, twoByteLo
queue: 40
queuehead, queuetail
double 1:2, double2:2
endc
```

The values assigned to symbols in the second cblock are the following:

- twoByteVal: 0x30
- twoByteHi: 0x30
- twoByteLo: 0x31
- queue: 0x32
- queuehead: 0x5A
- queuetail: 0x5B
- double1: 0x5C
- double2: 0x5E

constant <label> = <expr> [. . .,<label> = <expr>]

This directive creates symbols for use in MPASM expressions. Constants may not be reset after having once been initialized, and the expression must be fully resolvable at the time of the assignment. For example,

constant duty_cyle = D'50'

will cause 50 to be used whenever the symbol *duty_cycle* is encountered in the program.

[<label>] data <expr>,[,<expr>, . . ., <expr>] [<label>] data "<text_string>"[, "<text_string>"]

The **data** directive can also be written as **da**. This directive initializes one or more words of program memory with data. The data may be in the form of constants, relocatable or external labels, or expressions of any of the above. Each **expr** is stored in one word. The data may also consist of ASCII character strings, <text_string>, enclosed in single quotes for one character or double quotes for strings. Single character items are placed into the low byte (higher address) of the word, while strings are packed two bytes into a word. If an odd number of characters are given in a string, the final byte is zero. The following examples illustrate the use of this directive:

[<label>] db <expr>[, <expr>,, <expr>]</expr></expr></expr></label>		
data	main	; relocatable label
data	'A'	; single character
data	"count from 1,2,3"	; text string
data	1,2,3	; constants

[~iabei~] ub ~expi~[, ~expi~, . . ., ~expi~]

This directive reserves program memory words with packed 8-bit values. Multiple expressions continue to fill bytes consecutively until the end of expressions. Should there be an odd number of expressions, the last byte will be zero. When generating an object file, this

Chapter 2 ■ PIC18 Assembly Language Programming

directive can also be used to declare initialized data values. An example of the use of this directive is as follows:

> db 'b',0x22, 't', 0x1f, 's', 0x03, 't', '\n'

[<label>] de <expr>[, <expr>, . . ., <expr>]

This directive reserves memory words with 8-bit data. Each <expr> must evaluate to an 8bit value. The upper eight bits of the program word are zeroes. Each character in a string is stored in a separate word. Although designed for initializing EEPROM data on the PIC16C8X, the directive can be used at any location for any processor. An example of the use of this directive is as follows:

0x2000 org de "this is my program", 0 ; 0 is used to terminate the string [<label>] dt <expr> [, <expr>, . . ., <expr>]

This directive generates a series of retlw instructions, one instruction for each <expr. Each <expr> must be an 8-bit value. Each character in a string is stored in its own retlw instruction. The following examples illustrate the use of this directive:

Covers I	(avax)	<ovpr>1</ovpr>
dt	1,2,3,4	
dt	"A new e	ra is coming", 0

[<label> dw <expr> [, <expr>, . . ., <expr>]

This directive reserves program memory words for data, initializing that space to specific values. Values are stored into successive memory locations, and the location is incremented by one. Expressions may be literal strings and are stored as described in the data directive. Examples on the use of this directive are as follows:

> dw 39, 24, "display data" dw array_cnt-1

<label> equ <expr>

The **equ** directive defines a constant. Wherever the label appears in the program, the assembler will replace it with **<expr**>. Some examples of this directive are as follows:

true	equ	1
false	equ	0
four	equ	4

[<label>] fill <expr>, <count>

This directive specifies a memory fill value. The value to be filled is specified by **<expr**>, whereas the number of words that the value should be repeated is specified by **<count>**. The following example illustrates the use of this directive:

fill 0x2020.5 ;fill five words with the value of 0x2020 in program memory

[<label>] res <mem units>

The MPASM[®] uses a memory location pointer to keep track of the address of the next memory location to be allocated. This directive will cause the memory location pointer to be advanced from its current location by the value specified in **<mem_units>.** In nonrelocatable code, *<label>* is assumed to be a program memory address. In relocatable code (using the MPLINK®), res can also be used to reserve data storage. For example, the following directive reserves 64 bytes:

buffer 64 res <label> set <expr>

46

2.4 Assembler Directives

Using this directive, *<label>* is assigned the value of the valid MPASM expression specified by *<expr>*. The **set** directive is functionally equivalent to the **equ** directive except that a **set** value may be subsequently altered by other **set** directive. The following examples illustrate the use of this directive:

length	set	0x20
width	set	0x21
area_hi	set	0x22
area_lo	set	0x23

variable <label> [=<expr>][,<label>[=<expr>] . . .]

This directive creates symbols for use in MPASM expressions. Variables and constants may be used interchangeably in expressions. The **variable** directive creates a symbol that is functionally equivalent to those created by the **set** directive. The difference is that the **variable** directive does not require that symbols be initialized when they are declared.

2.4.3 Macro Directives

A *macro* is a name assigned to one or more assembly statements. There are situations in which the same sequence of instructions need to be included in several places. This sequence of instructions may operate on different parameters. By placing this sequence of instructions in a macro, the sequence of instructions need be typed only once. The macro capability not only makes us more productive but also makes the program more readable. The MPASM assembler macro directives are listed in Table 2.4.

```
<label> macro [<arg>, . . ., <arg>]
endm
```

ENDMEnd of a macro definitionendmEXITMExit from a macroexitmMACRODeclare macro definition <label> macro [<arg>,, <arg>]EXPANDExpand macro listingexpandLOCALDeclare local macro variablelocal <label> [, <label>]</label></label></arg></arg></label>	Directive	Description	Syntax
MACRO Declare macro definition <label> macro [<arg>,, <arg>] EXPAND Expand macro listing expand LOCAL Declare local macro variable local <label> [, <label>]</label></label></arg></arg></label>	ENDM	End of a macro definition	endm
EXPAND Expand macro listing expand LOCAL Declare local macro variable local <label> [, <label>]</label></label>	MACRO	Declare macro definition	<label> macro [<arg>,, <arg>]</arg></arg></label>
	EXPAND LOCAL	Expand macro listing Declare local macro variable	expand local <label> [, <label>]</label></label>
NOEXPAND I urn off macro expansion noexpand	NOEXPAND	Turn off macro expansion	noexpand

Table 2.4 ■ MPASM macro directives

A name is required for the macro definition. To invoke the macro, specify the name and the arguments of the macro, and the assembler will insert the instruction sequence between the **macro** and **endm** directives into our program. For example, a macro may be defined for the PIC18 as follows:

sum_of_3	macro	arg1,arg2, arg3
	movf	arg1,W,A
	addwf	arg2,W,A
	addwf	arg3,W,A
	endm	

If the user wants to add three data registers at 0x20, 0x21, and 0x22 and leave the sum in WREG, he or she can use the following statement to invoke the previously mentioned macro:

```
sum_of_3 0x20,0x21,0x22
```

When processing this macro call, the assembler will insert the following instructions in the user program:

```
movf 0x20,W,A
addwf 0x21,W,A
addwf 0x22,W,A
```

exitm

This directive forces immediate return from macro expansion during assembly. The effect is the same as if an **endm** directive had been encountered. An example of the use of this directive is as follows:

```
test macro arg1

if arg1 == 3 ; check for valid file register

exitm

else

error "bad file assignment"

endif

endm
```

expand

noexpand

The **expand** directive tells the assembler to expand all macros in the listing file, whereas the **noexpand** directive tells the assembler to do the opposite.

local <label>[,<label> . . .]

This directive declares that the specified data elements are to be considered in local context to the macro. *<label>* may be identical to another label declared outside the macro definition; there will be no conflict between the two. The following example illustrates the use of this directive:

<main code segment>

len	equ	5	; global version
width	equ	8	;
abc	macro	width	
	local	len, label	; local len and label
len	set	width	; modify local len
label	res	len	; reserve buffer
len	set	len-10	
	endm		; end macro

2.4.4 Listing Directives

Listing directives are used to control the MPASM listing file format. The listing directives are listed in Table 2.5.

2.4 Assembler Directives

Directive	Description	Syntax
ERROR	Issue an error message	error " <text_string>"</text_string>
ERRORLEVEL	Set error level	errorlevel 0 1 2 <+ -> <message number=""></message>
LIST	Listing options	list [<list_option>,, <list_option>]</list_option></list_option>
MESSG	Create user defined message	messg " <message_text>"</message_text>
NOLIST	Turn off listing options	nolist
PAGE	Insert listing page eject	page
SPACE	Insert blank listing lines	space <expr></expr>
SUBTITLE	Specify program subtitle	subtitle " <sub_text></sub_text>
TITLE	Specify program title	title " <title_text>"</title_text>

Table 2.5 ■ MPASM assembler listing directives

error "<text_string>"

This directive causes *<text_string>* to be printed in a format identical to any MPASM error message. The error message will be output in the assembler list file. *<text_string>* may be from 1 to 80 characters. The following example illustrates the use of this directive:

```
bnd_check macro arg1

if arg1 >= 0x20

error "argument out of range"

endif

endm

errorlevel {0 | 1 | 2 + <msgnum> | - <msgnum> ] [, . . .]
```

This directive sets the types of messages that are printed in the listing file and error file. The meanings of parameters for this directive are listing in Table 2.6.

Effect
Messages, warnings, and errors printed
Warnings and errors printed
Errors printed
Inhibits printing of message <msgnum></msgnum>
Enables printing of message <msgnum></msgnum>

Table 2.6 ■ Meaning of parameters for ERRORLEVEL directive

For example,

errorlevel 1, -202

enables warnings and errors to be printed and inhibits the printing of message number 202.

list [<list_option>, . . ., <list_option>] nolist

The **list** directive has the effect of turning listing output on if it had been previously turned off. This directive can also supply the options listed in Table 2.7 to control the assembly process or format the listing file. The **nolist** directive simply turns off the listing file output.

messg "message_text"

Option	Default	Description
b = nnn	8	Set tab spaces
c = nnn	132	Set column width
f = <format></format>	INHX8M	Set the hex file output, <format> can be INHX32, INHX8M, or INHX8S</format>
free	Fixed	Use free-format parser. Provided for backward compatibility
fixed	Fixed	Use fixed format paper
mm = {ON OFF}	ON	Print memory map in list file
n = nnn	60	Set lines per page
p = <type></type>	None	Set processor type; for example, PIC18F8720
r = <radix></radix>	hex	Set default radix; hex, dec, oct.
st = {ON OFF}	ON	Print symbol table in list file
t = {ON OFF}	OFF	Truncate lines of listing (otherwise wrap)
w = {0 1 2}	0	Set the message level. See ERRORLEVEL.
x = {ON OFF}	ON	Turn macro expansion on or off

Table 2.7 ■ List directive options

This directive causes an informational message to be printed in the listing file. The message text can be up to 80 characters. The following example illustrates the use of this directive:

```
msg_macro macro
```

messg "this is an messg directive" endm

page

This directive inserts a page eject into the listing file.

space <expr>

This directive inserts <expr> number of blank lines into the listing file. For example,

space 3

will insert three blank lines into the listing file.

title "<title_text>"

This directive establishes the text to be used in the top line of each page in the listing file. <*title_text>* is a printable ASCII string enclosed in double quotes. It must be 60 characters or less. For example,

title "prime number generator, rev 2.0"

causes the string "prime number generator, rev 2.0" to appear at the top of each page in the listing file.

subtitle "<sub_text>"

This directive establishes a second program header line for use as a subtitle in the listing output. *<sub_text>* is an ASCII string enclosed in double quotes, 60 characters or less in length.

2.4.5 Object File Directives

There are many MPASM directives that are used only in controlling the generation of object code. A subset of these directives is shown in Table 2.8.

2.4 Assembler Directives

Directive	Description	Syntax
BANKSEL	Generate RAM bank selecting code	banksel <label></label>
CODE	Begin executable code section	[<name> code [<address>]</address></name>
CONFIG	Specify configuration bits	config <expr> OR config <addr>, <expr></expr></addr></expr>
EXTERN	Declare an external label	extern <label>[, <label>]</label></label>
GLOBAL	Export a defined label	global <label>[,<label>]</label></label>
IDATA	Begin initialized data section	[<name>] idata [<address>]</address></name>
ORG	Set program origin	<label> org <expr></expr></label>
PROCESSOR	Set processor type	processor <processor_type></processor_type>
UDATA	Begin uninitialized data section	[<name>] udata [<address>]</address></name>
UDATA_SHR	Begin shared uninitialized data section	[<name>] udata_shr [<address>]</address></name>

Table 2.8 ■ MPASM object file directives

banksel <label>

This directive is an instruction to the linker to generate bank-selecting code to set the active bank to the bank containing the designated *<label>*. Only one *<label>* should be specified. In addition, *<label>* must have been previously defined. The instruction **movlb k** will be generated, and *k* corresponds to the bank in which *<label>* resides. The following example illustrates the use of this directive:

```
udata
var1
                    1
          res
          . . .
vark
                    1
          res
          . . .
          code
          . . .
          banksel
                    var1
          movwf
                    var1
          banksel
                    vark
          movwf
                     vark
                                 ; to be discussed later
                    sub_x
          pagesel
          call
                    sub_x
          . . .
sub_x
          clrw
          . . .
          retlw
                    0
```

[<label>] code [<ROM address>]

This directive declares the beginning of a section of program code. If *<label>* is not specified, the section is named ".code". The starting address is initialized to the specified address or will be assigned at link time if no address is specified. The following example illustrates the use of this directive:

```
reset code 0x00
goto start
__config <expr> or
__config <addr>, <expr>
```

This directive sets the processor's configuration bits to the value described by *<expr>*. Before this directive is used, the processor must be declared through the *processor* or *list* directive. The

hex file output format must be set to INHX32 with the *list* directive when this directive is used with the PIC18 family. The following example illustrates the use of this directive:

list p = 18F8720, f = INHX32 __config 0xFFFF ; default configuration bits

extern <label> [, <label>, . . .]

This directive declares symbols names that may be used in the current module but are defined as *global* in a different module. The *external* statement must be included before *<label>* is used. At least one label must be specified on the line. The following example illustrates the use of this directive:

extern function_x . . . call function_x

global <label> [, <label>, . . .]

This directive declares symbol names that are defined in the current module and should be available to other modules. This directive must be used after *<label>* is defined. At least one label must be included in this directive. The following example illustrates the use of this directive:

	udata	
ах	res	1
bx	res	1
	global	ax, bx
	code	
	addlw	3

[<label> idata [<RAM address>]

This directive declares the beginning of a section of initialized data. If *<label>* is not specified, the section is named ".*data*". The starting address is initialized to the specified address or will be assigned at link time if no address is specified. No code can be generated in this section. The **res**, **db**, and **dw** directives may be used to reserve space for variables. The **res** directive will generate an initial value of zero. The **db** directive will initialize successive bytes of RAM. The **dw** directive will initialize successive bytes of RAM, one word at a time, in *low-byte/high-byte* order. The following example illustrates the use of this directive:

	idata	
i	dw	0
j	dw	0
t_cnt	dw	20
flags	db	0
prompt	db	"hello there!"

[<label>] org <expr>

This directive sets the program origin for subsequent code at the address defined in *<expr>*. If *<label>* is specified, it will be given the value of the *<expr>*. If no **org** is specified, code generation will begin at address zero. Some examples of this directive follow:

reset org 0x00 . . . ; reset vector code goes have goto start org 0x100 start . . . ; code of our program

2.5 ■ Representing the Program Logic

processor <processor_type>

This directive sets the processor type. For example,

processor p18F8720

[<label>] udata [<RAM address>]

This directive declares the beginning of a section of uninitialized data. If *<label>* is not specified, the section is named ".udata". The starting address is initialized to the specified address or will be assigned at link time if no address is specified. No code can be generated in this section. The **res** directive should be used to reserve space or data. Here is an example that illustrates the use of this directive:

udata var1 res 1 var2 res 2

[<label>] udata_shr [<RAM address>]

This directive declares the beginning of a section of shared uninitialized data. If *<label>* is not specified, the section is named "**.udata_shr**". The starting address is initialized to the specified address or will be assigned at link time if no address is specified. This directive is used to declare variables that are allocated in RAM and are shared across all RAM banks. The **res** directive should be used to reserve space for data. The following examples illustrate the use of this directive:

 temps
 udata_shr

 t1
 res
 1

 t2
 res
 1

 s1
 res
 2

 s2
 res
 4

2.5 Representing the Program Logic

An embedded product designer must spend a significant amount of time on software development. It is important for the embedded product designer to understand software development issues.

Software development starts with the *problem definition*. The problem presented by the application must be fully understood before any program can be written. At the problem definition stage, the most critical thing is to get you, the programmer, and your end user to agree on what needs to be done. To achieve this, asking questions is very important. For complex and expensive applications, a formal, written definition of the problem is formulated and agreed on by all parties.

Once the problem is known, the programmer can begin to lay out an overall plan of how to solve the problem. The plan is also called an *algorithm*. Informally, an algorithm is any well-defined computational procedure that takes some value or a set of values as input and produces some value or set of values as output. An algorithm is thus a sequence of computational steps that transform input to output. An algorithm can also be viewed as a tool for solving a well-specified computational problem. The statement of the problem specifies in general terms the desired input/output relationship. The algorithm describes a specific computational procedure for achieving that input/output relationship.

An algorithm is expressed in *pseudocode* that is very much like C or Pascal. Pseudocode is distinguished from "real" code in that pseudocode employs whatever expressive method is most clear and concise to specify a given algorithm. Sometimes, the clearest method is English, so do not be surprised if you come across an English phrase or sentence embedded within a section of "real" code.

An algorithm provides not only the overall plan for solving the problem but also documentation to the software to be developed. In the rest of this book, all algorithms will be presented in the format as follows:

Step 1 Step 2

An earlier alternative for providing the overall plan for solving software problem is using flowcharts. A flowchart shows the way a program operates. It illustrates the logic flow of the program. Therefore, flowcharts can be a valuable aid in visualizing programs. Many people prefer using flowcharts in representing the program logic for this reason. Flowcharts are used not only in computer programming but in many other fields as well, such as business and construction planning.

The flowchart symbols used in this book are shown in Figure 2.1. The *terminal symbol* is used at the beginning and the end of each program. When it is used at the beginning of a program, the word *Start* is written inside it. When it is used at the end of a program, it contains the word *Stop*.



Figure 2.1 ■ Flowchart symbols used in this book

The *process box* indicates what must be done at this point in the program execution. The operation specified by the process box could be shifting the contents of one general-purpose register to a peripheral register, multiplying two numbers, decrementing a loop count, and so on.

The *input/output box* is used to represent data that are either read or displayed by the computer.

The *decision box* contains a question that can be answered either yes or no. A decision box has two exits, also marked yes or no. The computer will take one action if the answer is yes and will take a different action if the answer is no.

2.6 ■ A Template for Writing Assembly Programs

The *on-page connector* indicates that the flowchart continues elsewhere on the same page. The place where it is continued will have the same label as the on-page connector. The *off-page connector* indicates that the flowchart continues on another page. To determine where the flowchart continues, one needs to look at the following pages of the flowchart to find the matching off-page connector.

Normal flow on a flowchart is from top to bottom and from left to right. Any line that does not follow this normal flow should have an arrowhead on it.

When the program gets complicated, the flowchart that documents the logic flow of the program also becomes difficult to follow. This is the limitation of the flowchart. In this book, both the flowchart and the algorithm procedure are mixed to describe the solution to a problem.

After one is satisfied with the algorithm or the flowchart, one can convert it to source code in one of the assembly or high-level languages. Each statement in the algorithm (or each block in the flowchart) will be converted into one or multiple assembly instructions or high-level language statements. If an algorithmic step (or a block in the flowchart) requires many assembly instructions or high-level language statements to implement, then it might be beneficial to either (1) convert this step (or block) into a subroutine and just call the subroutine or (2) further divide the algorithmic step (or flowchart block) into smaller steps (or blocks) so that it can be coded with just a few assembly instructions or high-level language statements.

The next major step is *program testing*, which means testing for anomalies. Here one will first test for normal inputs that one always expects. If the result is as one expects, then one goes on to test the borderline inputs. Test for the maximum and minimum values of the input. When the program passes this test also, one continues to test for illegal input values. If the algorithm includes several branches, then enough values should be used to exercise all the possible branches to make sure that the program will operate correctly under all possible circumstances.

In the rest of this book, most of the examples are well defined. Therefore, our focus is on how to design the algorithm that solves the specified problem and also convert the algorithm into source code.

2.6 A Template for Writing Assembly Programs

When testing a user program, it should be considered as the only program executed by the computer. To achieve that, it should be written in a way that can be executed immediately out of reset. The following format will allow us to do that:

	org	0x0000	
	goto	start	
	org	0x08	
			;high-priority interrupt service routine
	org	0x18	
			;low-priority interrupt service routine
start			
			;your program
	end		

The PIC18 MCU reserves a small block of memory locations to hold the reset handling routine and high-priority and low-priority interrupt service routines. The reset, the high-priority interrupt, and the low-priority interrupt service routines start at 0x000, 0x0008, and 0x0018, respectively. The user program should start somewhere after 0x0018. In an application, the reset handling routine will be responsible for initializing the MCU hardware and performing any necessary housekeeping functions. The reset signal will provide default values to many key registers and allow the MCU to operate. At this moment, the user will take advantage of this by simply using the **goto** instruction to jump to the starting point of the user program. By doing this, the user program can be tested.

Since interrupt handling has not been covered yet, we will be satisfied by making both the high- and the low-priority interrupt service routines dummy routines that do nothing but simply return. This can be achieved by placing the **retfie** instruction in the default location. Therefore, the following template will be used to test the user program until interrupts are discussed:

	org	0x0000	
	goto	start	;reset handling routine
	org	0x08	
	retfie		;high-priority interrupt service routine
	org	0x18	
	retfie		;low-priority interrupt service routine
start			
			;your program
	end		

2.7 Case Issue

The PIC18 instructions can be written in uppercase or lowercase. However, Microchip MPASM cross assembler is case sensitive. Microchip provides a free integrated development environment MPLAB IDE to all of its users. The MPLAB IDE provides an *include* file for every MCU made by Microchip. Each of these include files provides the definitions of all special-function registers for the specific MCU. All function registers and their individual bits are defined in uppercase. Since one will include one of these MCU include files in his or her assembly program, using uppercase for special-function register names becomes necessary. The convention adopted in this book is to use lowercase for instruction and directive mnemonics but uppercase for all function registers and their bits.

2.8 Writing Programs to Perform Arithmetic Computations

The PIC18 MCU has instructions for performing 8-bit addition, subtraction, and multiplication operations. Operations that deal with operands longer than eight bits can be synthesized by using a sequence of appropriate instructions. The PIC18 MCU provides no instruction for division, and hence this operation must also be synthesized by an appropriate sequence of instructions. The algorithm for implementing division operation will be discussed in Chapter 4.

In this section, smaller programs that perform simple computations will be used to demonstrate how a program is written.

2.8.1 Perform Addition Operations

As discussed in Chapter 1, the PIC18 MCU has two ADD instructions with two operands and one ADD instruction with three operands. These ADD instructions are designed to perform 8-bit additions. The execution result of the ADD instruction will affect all flag bits of the STATUS register.

2.8 ■ Writing Programs to Perform Arithmetic Computations

The three-operand ADD instruction will be needed in performing multibyte ADD operations. For an 8-bit MCU, a multibyte addition is also called a *multiprecision* addition. A multiprecision addition must be performed from the least significant byte toward the most significant byte, just like numbers are added from the least significant digit toward the most significant digit.

When dealing with multibyte numbers, there is an issue regarding how the number is stored in memory. If the least significant byte of the number is stored at the lowest address, then the byte order is called *little-endian*. Otherwise, the byte order is called *big-endian*. This text will follow the little-endian byte order in order to be compatible with the MPLAB IDE software from Microchip. MPLAB IDE will be used throughout this text.

Example 2.4

Write a program that adds the three numbers stored in data registers at 0x20, 0x30, and 0x40 and places the sum in data register at 0x50.

Solution: The algorithm for adding three numbers is as follows:

Step 1

Load the number stored at 0x20 into the WREG register.

Step 2

Add the number stored at 0x30 and the number in the WREG register and leave the sum in the WREG register.

Step 3

Add the number stored at 0x40 and the number in the WREG register and leave the sum in the WREG register.

Step 4

Store the contents of the WREG register in the memory location at 0x50. The program that implements this algorithm is as follows:

	#include <	<p18f8720.inc></p18f8720.inc>	
	org	0x00	
	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	movf	0x20,W,A	;copy the contents of 0x20 to WREG
	addwf	0x30,W,A	;add the value in 0x30 to that of WREG
	addwf	0x40,W,A	;add the value in 0x40 to that of WREG
	movwf	0x50,A	;save the sum in memory location 0x50
	end		

Example 2.5

Write a program that adds the 24-bit integers stored at $0x10 \dots 0x12$ and $0x13 \dots 0x15$, respectively, and stores the sum at $0x20 \dots 0x22$.

Solution: The addition starts from the least significant byte (at the lowest address for littleendian byte order). One of the operand must be loaded into the WREG register before addition can be performed. The program is as follows:

	#include <p18f8720.inc></p18f8720.inc>		
	org	0x00	
	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	movf	0x10,W,A	;copy the value of location at 0x10 to WREG
	addwf	0x13,W,A	;add & leave the sum in WREG
	movwf	0x20,A	;save the sum at memory location 0x20
	movf	0x11,W,A	;copy the value of location at 0x11 to WREG
	addwfc	0x14,W,A	;add with carry & leave the sum in WREG
	movwf	0x21,A	;save the sum at memory location 0x21
	movf	0x12,W,A	;copy the value of location at 0x12 to WREG
	addwfc	0x15,W,A	;add with carry & leave the sum in WREG
	movwf	0x22,A	;save the sum at memory location 0x22
	end		

2.8.2 Perform Subtraction Operations

The PIC18 MCU has two two-operand and two three-operand SUBTRACT instructions. SUBTRACT instructions will also affect all the flag bits of the STATUS register. Like other MCUs, the PIC18 MCU executes a SUBTRACT instruction by performing two's complement addition. When the subtrahend is larger than the minuend, a borrow is needed, and the PIC18 MCU flags this situation by clearing the C flag of the STATUS register.

Three-operand subtraction instructions are provided mainly to support the implementation of multibyte subtraction. A multibyte subtraction is also called a *multiprecision subtraction*. A multiprecision subtraction must be performed from the least significant byte toward the most significant byte.

Example 2.6

Write a program to subtract 5 from memory locations 0x10 to 0x13.

Solution: The algorithm for this problem is as follows:

Step 1

Place 5 in the WREG register.

Step 2

Subtract WREG from the memory location 0x10 and leave the difference in the memory location 0x10.

Step 3

Subtract WREG from the memory location 0x11 and leave the difference in the memory location 0x11.

Step 4

Subtract WREG from the memory location 0x12 and leave the difference in the memory location 0x12.

Step 5

Subtract WREG from the memory location 0x13 and leave the difference in the memory location 0x13.

The assembly program that implements this algorithm is as follows:

	#include <p18f8720.inc></p18f8720.inc>		
	org	0x00	
	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	movlw	0x05	;place the value 5 in WREG
	subwf	0x10,F,A	;subtract 5 from memory location 0x10
	subwf	0x11,F,A	;subtract 5 from memory location 0x11
	subwf	0x12,F,A	;subtract 5 from memory location 0x12
	subwf	0x13,F,A	;subtract 5 from memory location 0x13
	end		

Example 2.7

Write a program that subtracts the number stored at 0x20...0x23 from the number stored at 0x10...0x13 and leaves the difference at 0x30...0x33.

Solution: The logic flow of this problem is shown in Figure 2.2.



Figure 2.2 ■ Logic flow of Example 2.7

The program that implements the logic illustrated in Figure 2.2 is as follows:

	#include <p18f8720.inc></p18f8720.inc>		
	org	0x00	
	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	movf	0x20, W, A	
	subwf	0x10, W, A	;subtract the least significant byte
	movwf	0x30, A	
	movf	0x21, W, A	
	subwfb	0x11, W, A	;subtract the second to least significant byte
	movwf	0x31, A	
	movf	0x22, W, A	
	subwfb	0x12, W, A	;subtract the second to most significant byte
	movwf	0x32, A	
	movf	0x23, W, A	
	subwfb	0x13, W, A	;subtract the most significant byte
	movwf	0x33, A	
	end		

2.8.3 Binary Coded Decimal Addition

All computers perform arithmetic using binary arithmetic. However, input and output equipment generally uses decimal numbers because we are used to decimal numbers. Computers can work on decimal numbers as long as they are encoded properly. The most common way to encode decimal numbers is to use four bits to encode each decimal digit. For example, 1234 is encoded as 0001 0010 0011 0100. This representation is called *binary-coded decimal* (BCD). If BCD format is used, it must be preserved during the arithmetic processing.

The BCD representation simplifies input/output conversion but complicates the internal computation. The use of the BCD representation must be carefully justified.

The PIC18 MCU performs all arithmetic in binary format. The following instruction sequence appears to cause the PIC18 MCU to add the decimal numbers 31 and 47 and store the sum at the memory location 0x50:

movlw	0x31
addlw	0x47
movwf	0x50, A

This instruction sequence performs the following addition:

```
h 3 1
<u>+ h 4 7</u>
h 7 8
```

2.8 ■ Writing Programs to Perform Arithmetic Computations

When the PIC18 MCU executes this instruction sequence, it adds the numbers according to the rules of binary addition and produces the sum h'78', which is a correct decimal number. However, a problem occurs when the PIC18 MCU adds two BCD digits that yield a sum larger than 9:

h 2 4	h 3 6	h 2 9
<u>+ h 6 7</u>	<u>+ h 4 7</u>	<u>+ h 4 7</u>
h 8 B	h 7 D	h 7 0

The first two additions are obviously incorrect because the results have illegal characters. The third example does not contain any illegal character. However, the correct result should be 76 instead of 70. There is a carry from the lower digit to the upper digit.

In summary, a sum in BCD is incorrect if the sum is greater than 9 or if there is a carry from the lower digit to the upper digit. Incorrect BCD sums can be adjusted by performing the following operations:

1. Add 0x6 to every sum digit greater than 9.

2. Add 0x6 to every sum digit that had a carry of 1 to the next higher digit.

These problems are corrected as follows:

h 2 4	h 3 6	h 2 9
<u>+ h 6 7</u>	<u>+ h 4 7</u>	<u>+h47</u>
h 8 B	h 7 D	h 7 0
<u>+h 6</u>	<u>+h 6</u>	<u>+h 6</u>
h91	h 8 3	h76

The bit 1 of the STATUS register is the digit carry (DC) flag that indicates if there is a carry from bit 3 to bit 4 of the addition result. The decimal adjust WREG (daw) instruction adjust the 8-bit value in the WREG register resulting from the earlier addition of two variables (each in packed BCD format) and produces a correctly packed BCD result. Multibyte decimal addition is also possible by using the DAW instruction.

Example 2.8

Write an instruction sequence that adds the decimal number stored in 0x23 and 0x24 together and stores the sum in 0x25. The result must also be in BCD format.

Solution: The instruction is as follows:

movf 0x23,W,A addwf 0x24,W,A daw movwf 0x25,A

Example 2.9

Write an instruction sequence that adds the decimal numbers stored at 0x10...0x13 and 0x14...0x17 and stores the sum in 0x20...0x23. All operands are in the access bank.



Figure 2.3 ■ Logic flow of Example 2.9

Solution: In order to make sure that the sum is also in decimal format, decimal adjustment must be done after the addition of each byte pair. The logic flow of this problem is shown in Figure 2.3. The program is as follows:

#include <p18F8720.inc>org0x00gotostartorg0x08retfieorgorg0x18retfie

2.8 ■ Writing Programs to Perform Arithmetic Computations

```
;WREG \leftarrow [0x10]
start
       movf
                   0x10,W,A
       addwf
                   0x14,W,A
                                 ;WREG \leftarrow [0x10] + [0x14]
       daw
                                 ;decimal adjust WREG
       movwf
                   0x20.A
                                 ;save the least significant sum digit
                   0x11,W,A
                                 ;WREG \leftarrow [0x11]
       movf
       addwfc
                   0x15,W,A
       daw
       movwf
                   0x21,A
                                 ;WREG \leftarrow [0x12]
       movf
                   0x12,W,A
                   0x16,W,A
       addwfc
       daw
                   0x22,A
       movwf
                   0x13,W,A
                                 ;WREG \leftarrow [0x13]
       movf
                   0x17,W,A
       addwfc
       daw
       movwf
                   0x23.A
                                 ;save the most significant sum digit
       end
```

2.8.4 Multiplication

The PIC18 MCU provides two unsigned multiply instructions. The **mullw k** instruction multiplies an 8-bit literal with the WREG register and places the 16-bit product in the register pair PRODH:PRODL. The upper byte of the product is placed in the PRODH register, whereas the lower byte of the product is placed in the PRODL register. The **mulwf f,a** instruction multiplies the contents of the WREG register with that of the specified file register and leaves the 16-bit product in the register pair PRODH:PRODL. The upper byte of the product is placed in the PRODL register. The **mulwf f,a** instruction multiplies the contents of the WREG register with that of the specified file register and leaves the 16-bit product in the register pair PRODH:PRODL. The upper byte of the product is placed in the PRODH register, whereas the lower byte of the product is placed in the PRODL register.

Example 2.10

Write an instruction sequence to multiply two 8-bit numbers stored in data memory locations 0x10 and 0x11, respectively, and place the product in data memory locations 0x20 and 0x21.

Solution: The instruction sequence is as follows:

movf 0x10, W,A mulwf 0x11,A movff PRODH, 0x21 movff PRODL, 0x20

The unsigned multiply instructions can also be used to perform multiplecision multiplications. In a multiplecision multiplication, the multiplier and the multiplicand must be broken down into 8-bit chunks, and multiple 8-bit by 8-bit multiplications must be performed. Assume that we want to multiply a 16-bit hex number \mathbf{P} by another 16-bit hex number \mathbf{Q} . To illustrate the procedure, we will break P and Q down as follows:

 $P = P_H P_L$

 $Q = Q_H Q_L$

where P_H and Q_H are the upper eight bits of P and Q, respectively, and P_L and Q_L are the lower eight bits. Four 8-bit by 8-bit multiplications are performed, and then the partial products are added together as shown in Figure 2.4.



Note: msb stands for most significant byte and lsb stands for least significant byte



Example 2.11

Write a program to multiply two 16-bit unsigned integers assuming that the multiplier and multiplicand are stored in data memory locations M1 . . . M1 + 1 and N1 . . . N1 + 1, respectively. Store the product in data memory locations PR . . . PR + 3. The multiplier, the multiplicand, and the product are located in the access bank.

Solution: The algorithm for the unsigned 16-bit multiplication is as follows:

Step 1

Compute the partial product $M1_LN1_L$ and save it in locations PR and PR + 1.

Step 2

Compute the partial product $M1_HN1_H$ and save it in locations PR + 2 and PR + 3.

Step 3

Compute the partial product $M1_HN1_L$ and add it to memory locations PR + 1 and PR + 2. The C flag may be set to 1 after this addition.

Step 4

Add the C flag to memory location PR + 3.

Step 5

Compute the partial product $M1_LN1_H$ and add it to memory locations PR + 1 and PR + 2. The C flag may be set to 1 after this addition.

Step 6

Add the C flag to memory location PR + 3.

	#include <p18f8720.inc></p18f8720.inc>		
n1_h	equ	0x37	; upper byte of the first number
n1_1	equ	0x23	; lower byte of the first number
m1_h	equ	0x66	; upper byte of the second number
m1_1	equ	0x45	; lower byte of the second number
M1	set	0x00	; multiplicand
N1	set	0x02	; multiplier
PR	set	0x06	; product
	org	0x00	
	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	movlw	m1_h	; set up test numbers
	movwf	M1 + 1,A	. " 1
	movlw	m1_1	. " ?
	movwf	M1,A	. " ?
	movlw	n1_h	, " ,
	movwf	N1+1,A	, " ,
	movlw	n1_1	, " ,
	movwf	N1,A	, " ,
	movf	M1+1,W,A	
	mulwf	N1+1,A	; compute $M1_H \times N1_H$
	movff	PRODL, PR+2	
	movff	PRODH,PR+3	
	movf	M1,W,A	; compute $M1_L \times N1_L$
	mulwf	N1,A	
	movff	PRODL, PR	
	movff	PRODH,PR+1	
	movf	M1,W,A	
	mulwf	N1+1,A	; compute $M1_L \times N1_H$
	movf	PRODL,W,A	; add $M1_L \times N1_H$ to PR
	addwf	PR+1,F,A	;"
	movf	PRODH,W,A	;"
	addwfc	PR+2,F,A	;"
	movlw	0	;"
	addwfc	PR+3,F,A	; add carry
	movf	M1+1,W,A	
	mulwf	N1,A	; compute $M1_H \times N1_L$
	movf	PRODL,W,A	; add $M1_H \times N1_L$ to PR
	addwf	PR+1,F,A	, 44 9
	movf	PRODH,W,A	, 44 9
	addwfc	PR+2,F,A	• • • • • • • • • • • • • • • • • • •
	movlw	0	, 44 9
	addwfc	PR+3,F,A	; add carry
	nop		
	end		

The assembly program that implements this algorithm is as follows:

Multiplication of other lengths (such as 32-bit by 32-bit or 24-bit by 16-bit) can be performed using an extension of the same method.

2.9 Program Loops

One of the most powerful features of a computer is its ability to perform the same operation repeatedly without making any error. In order to tell the computer to perform the same operation repeatedly, program loops must be written.

A loop may be executed for a finite number of times or forever. A *finite loop* is a sequence of instructions that will be executed for a finite number of times, while an *endless loop* is a sequence of instructions that will be repeated forever.

2.9.1 Program Loop Constructs

There are four major looping methods:

1. **Do statement S forever.** This is an infinite loop in which the statement S will be executed forever. In some applications, the user may add the statement "If C then exit" to get out of the infinite loop. An infinite loop is illustrated in Figure 2.5.



Figure 2.5 ■ An infinite loop

An infinite loop requires the use of "goto target" or "bra target" as the last instruction of the loop for the PIC18 MCU, where **target** is the label of the start of the loop.

2. For i = n1 to n2 do S or For i = n2 downto n1 do S. In this construct, the variable i is used as the loop counter that keeps track of the remaining times that the statements S is to be executed. The loop counter can be incremented (the first case) or decremented (the second case). The statement S is executed n2 - n1 + 1 times. The value of n2 is assumed to be larger than n1. If there is concern that the relationship $n1 \le n2$ may not hold, then it must be checked at the beginning of the loop. Four steps are required to implement a *For loop*:

Step 1

Initialize the loop counter.

Step 2

Compare the loop counter with the limit to see if it is within bounds. If it is, then perform the specified operations. Otherwise, exit the loop.

Step 3

Increment (or decrement) the loop counter.

Step 4

Go to Step 2.

A For-loop is illustrated in Figure 2.6.

2.9 ■ Program Loops



Figure 2.6 ■ A For-loop looping construct

3. While C Do S. In this looping construct, the condition C is tested at the start of the loop. If the condition C is true, then the statement S will be executed. Otherwise, the statement S will not be executed. The While C Do S looping construct is illustrated in Figure 2.7. The implementation of a while loop consists of four steps:

Step 1

Initialize the logical expression C.

Step 2

Evaluate the logical expression C.

Step 3

Perform the specified operations if the logical expression C evaluates to true. Update the logical expression C and go to Step 2. The expression C may be updated by external events, such as interrupt.

Step 4

Exit the while loop.



Figure 2.7 ■ The While ... Do looping construct

4. **Repeat S until C.** The statement S is executed, and then the logical expression C is evaluated. If C is true, then the statement S will be executed again. Otherwise, the next statement will be executed, and the loop is ended. The action of this looping construct is illustrated in Figure 2.8. The statement S will be executed at least once. This looping construct consists of three steps:

Step 1

Initialize the logical expression C.

Step 2

Execute the statement S.

Step 3

If the logical expression C is true, then go to Step 2. Otherwise, exit the loop.



Figure 2.8 ■ The Repeat ... Until looping construct

2.9.2 Changing the Program Counter

A normal program flow is one in which the CPU executes instructions sequentially starting from lower addresses toward higher addresses. The implementation of a program loop requires the capability of changing the direction of a normal program flow. The PIC18 MCU supplies a group of instructions (shown in Table 2.9) that may change the normal program flow.

In the normal program flow, the program counter value is incremented by 2 or 4 (for two-word instructions). The PIC18 program counter is 21 bits wide. The low byte is called the PCL register. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register may be performed through the PCLATH register. The upper byte is called the PCU register. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATH register. The upper byte is called the PCU register to the PCU register may be performed through the PCLATU register.

Figure 2.9 shows the interaction of the PCU, PCH, and PCL registers with the PCLATU and PCLATH registers.

2.9 ■ Program Loops

Mnemonics, operands	Description	16-bit instruction word	Status affected
BC n	Branch if carry	1110 0010 nnnn nnnn	None
BN n	Branch if negative	1110 0110 nnnn nnnn	None
BNC n	Branch if no carry	1110 0011 nnnn nnnn	None
BNN n	Branch if not negative	1110 0111 nnnn nnnn	None
BNOV n	Branch if not overflow	1110 0101 nnnn nnnn	None
BNZ n	Branch if not zero	1110 0001 nnnn nnnn	None
BOV n	Branch if overflow	1110 0100 nnnn nnnn	None
BRA n	Branch unconditionally	1110 Onnn nnnn nnnn	None
BZ n	Branch if zero	1110 0000 nnnn nnnn	None
CALL n,s	Call subroutine	1110 110s kkkk kkkk	None
		1111 kkkk kkkk kkkk	
GOTO n	Go to address	1110 1111 kkkk kkkk	None
		1111 kkkk kkkk kkkk	
RCALL n	Relative call	1101 1nnn nnnn nnnn	None
RETLW k	Return with literal in WREG	0000 1100 kkkk kkkk	None
RETURN s	Return from subroutine	0000 0000 0001 001s	None

Table 2.9 ■ PIC18 instructions that change program flow



Figure 2.9 ■ Program counter structure

The low byte of the PC register is mapped in the data memory. PCL is readable and writable just as is any other data register. PCU and PCH are the upper and high bytes of the PC, respectively, and are not directly addressable. Registers PCLATU<4:0> and PCLATH<7:0> are used as holding latches for PCU and PCH and are mapped into data memory. Any time the PCL is read, the contents of PCH and PCU are transferred to PCLATH and PCLATU, respectively. Any time PCL is written into, the contents of PCLATH and PCLATU are transferred to PCLATH and PCLATU, respectively. The resultant effect is a branch. This is shown in Figure 2.10.



Figure 2.10 ■ Action taken when an instruction uses PCL as the destination

The PC addresses bytes rather than words in the program memory. Because the PIC18 MCU must access the instructions in program memory on an even byte boundary, the least significant bit of the PC register is forced to 0, and the PC register increments by two for each instruction. The least significant bit of PCL is readable but not writable. Any write to the least significant bit of PCL is ignored.

Finite loops require the use of one of the conditional branch instructions. The PIC18 MCU can make a forward or a backward branch. When a branch instruction is being executed, the 8-bit signed value contained in the branch instruction is added to the current PC. When the signed value is negative, the branch is backward. Otherwise, the branch is forward. The branch distance (in the unit of word) is measured from the byte immediately after the branch instruction as shown in Figure 2.11. The branch distance is also called *branch offset*. Since the branch offset is 8-bit, the range of branch is between -128 and +127 words.



Figure 2.11 ■ Sign of branch offset and branch direction

The PIC18 CPU makes the branch decision using the condition flags of the STATUS register. Using the conditional branch instruction as the reference point, the instruction

bn -10

will branch backward nine words if the N flag is set to 1.

bc 10

will branch forward 11 words if the C flag is set to 1.

2.9 ■ Program Loops

Usually, counting the number of words to branch is not very convenient. Therefore, most assemblers allow the user to use the label of the target instruction to replace the branch offset. For example, the **bn** -10 can be written as

```
is_minus . . .
. . .
bn is_minus
```

Using the label of the target instruction to replace the branch offset has another advantage: the user does not need to recalculate the branch offset if one or more instructions are added or deleted between the branch instruction and the target instruction.

The following two instructions are often used to increment or decrement the loop counter and hence update the condition flags:

incf f,d,a	; increment file register f
decf f,d,a	; decrement file register f

In addition to conditional branch instructions, the PIC18 MCU can also use the **goto** instruction to implement program loops. This method will require one to use another instruction that performs a compare, decrement, increment, or bit test operation to set up the condition for making a branch decision. These instructions are listed in Table 2.10.

Mnemonics,	Description	16-bit instruction word	Status affected
CPFSEQ f,a	Compare f with WREG, skip =	0110 001a ffff ffff	None
CPFSGT f,a	Compare f with WREG, skip >	0110 010a ffff ffff	None
CPFSLT f,a	Compare f with WREG, skip <	0110 000a ffff ffff	None
DECFSZ f,d,a	Decrement f, skip if 0	0010 11da ffff ffff	None
DCFSNZ f,d,a	Decrement f, skip if not 0	0100 11da ffff ffff	None
INCFSZ f,d,a	Increment f, skip if 0	0011 11da ffff ffff	None
INFSNZ f,d,a	Increment f, skip if not 0	0100 10da ffff ffff	None
TSTFSZ f,a	Test f, skip if 0	0110 011a ffff ffff	None
BTFSC f,b,a	Bit test f, skip if clear	1011 bbba ffff ffff	None
BTFSS f,b,a	Bit test f, skip if set	1010 bbba ffff ffff	None
goto n	goto address n (2 words)	1110 1111 kkkk kkkk	None
-	- , ,	1111 kkkk kkkk kkkk	

Table 2.10 ■ Non-branch Instructions that can be used to implement conditional branch

Suppose the loop counter is referred to as **i_cnt** and that the loop limit is placed in WREG. Then the following instruction sequence can be used to decide whether the loop should be continued:

i_loop			
			; i_cnt is incremented in the loop
	cpfseq	i_cnt,A	; compare i_cnt with WREG and skip if equal
	goto	i_loop	; executed when i_cnt \neq loop limit

Suppose that a program loop is to be executed \mathbf{n} times. Then the following instruction sequence can do just that:

n	equ	20	;n has the value of 20
lp_cnt	set	0x10	; assign file register 0x10 to lp_cnt
	movlw	n	
	movwf	lp_cnt	; prepare to repeat the loop for n times
loop			; program loop . "
			,
	dectsz	lp_cnt,F,A	; decrement lp_cnt and skip if equal to 0
	goto	loop	; executed if $lp_cnt \neq 0$

If the loop label is within 128 words from the branch point, then one can also use the oneword **bra loop** instruction to replace the **goto loop** instruction. The previously mentioned loop can also be implemented using the **bnz loop** instruction as follows:

lp_cnt	set	0x10	; use file register 0x10 as lp_cnt
	movlw	n	
	movwf	lp_cnt	; prepare to repeat the loop for n times
loop			; program loop
			, " ,
	decf	lp_cnt,F,A	; decrement lp_cnt
	bnz	loop	; executed if $lp_cnt \neq 0$

The **btfsc f,b,a** and **btfss f,b,a** instructions are often used to implement a loop that waits for a certain flag bit to be cleared or set during an I/O operation. For example, the following instructions will be executed repeatedly until the ADIF bit (bit 6) of the PIR1 register is set to 1:

again	btfss	PIR1, ADIF,A	; wait until ADIF bit is set to 1
	bra	again	

The following instruction sequence will be executed repeatedly until the DONE bit (bit 2) of the ADCON0 register is cleared:

wait_loop btfsc ADCON0,DONE,A ; wait until the DONE bit is cleared bra wait_loop

Example 2.12

Write a program to compute 1 + 2 + 3 + ... + n and save the sum at 0x00 and 0x01 assuming that the value of n is in a range such that the sum can be stored in two bytes.

Solution: The logic flow for computing the desired sum is shown in Figure 2.12. This flowchart implements the For $i = i_1$ to i_2 Do S loop construct.

The following program implements the algorithm illustrated in Figure 2.12:

	#include	#include <p18f8720.inc></p18f8720.inc>			
n	equ	D'50'			
sum_hi	set	0x01	;high byte of sum		
sum_lo	set	0x00	;low byte of sum		
i	set	0x02	;loop index i		
	org	0x00	;reset vector		

2.9 ■ Program Loops



Figure 2.12 ■ Flowchart for computing 1+2+...+n

	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	clrf	sum_hi,A	; initialize sum to 0
	clrf	sum_lo,A	. " '
	clrf	i,A	; initialize i to 0
	incf	i,F,A	; i starts from 1
sum_lp	movlw	n	; place n in WREG
	cpfsgt	i,A	; compare i with n and skip if i $>$ n
	bra	add_lp	; perform addition when i \leq 50
	bra	exit_sum	; it is done when $i > 50$
add_lp	movf	i,W,A	; place i in WREG
	addwf	sum_lo,F,A	; add i to sum_lo
	movlw	0	
	addwfc	sum_hi,F,A	; add carry to sum_hi
	incf	i,F,A	; increment loop index i by 1
	bra	sum_lp	
exit_sum	nop		
	end		

Example 2.13

Write a program to find the largest element stored in the array that is stored in data memory locations from 0x10 to 0x5F.

Solution: We use the indirect addressing mode to step through the given data array. The algorithm to find the largest element of the array is as follows:

Step 1

Set the value of the data memory location at 0x10 as the current temporary *array max*.

Step 2

Compare the next data memory location with the current temporary array max. If the new memory location is larger, then replace the current array max with the value of the current data memory location.

Step 3

Repeat the same comparison until all the data memory locations have been checked. The flowchart of this algorithm is shown in Figure 2.13.



Figure 2.13 ■ Flowchart for finding the maximum array element

We use the While C Do S looping construct to implement the program loop. The condition to be tested is i < n. The PIC18 assembly program that implements the algorithm shown in Figure 2.13 is as follows:

arr_max i n	equ equ equ	0x00 0x01 D'80'	; the array count
	#include	<pre><n18f8720 inc=""></n18f8720></pre>	
	org	0x00	
	goto	start	
	org	0x08	
	retfie		
	org	0x18	
	retfie		
start	movf	0x10,W,A	; set arr[0] as the initial array max
	movwf	arr_max,A	. "
	lfsr	FSR0,0x11	; place 0x11 (address of arr[1]) in FSR0
	clrf	i,A	; initialize loop count i to 0
again	movlw	n - 1	; establish the number of comparisons to be made
; the next	instructior	n implements the c	condition $C(i = n)$
	cpfslt	i,A	; skip if i < n - 1
	goto	done	; all comparisons have been done
; the follo	wing 7 ins	tructions update th	ne array max
	movf	POSTINCO,W	; place arr[i] in WREG and increment array pointer
	cpfsgt	arr_max,A	; is arr_max > arr[i]?
	goto	replace	; no
	goto	next_i	; yes
replace	movwf	arr_max,A	; update the array max
next_i	Inct	I,F,A	
dawa	goto	again	
aone	qon		
	enu		

2.10 Reading and Writing Data in Program Memory

The PIC18 program memory is 16-bit, whereas the data memory is 8-bit. In order to read and write program memory, the PIC18 MCU provides two instructions that allow the processor to move bytes between the program memory and the data memory:

- Table read (TBLRD)
- Table write (TBLWT)

Because of the mismatch of bus size between the program memory and data memory, the PIC18 MCU moves data between these two memory spaces through an 8-bit register (TABLAT). Figure 2.14 shows the operation of a table read with program memory and data memory.



Figure 2.14 Table read operation (redrawn with permission of Microchip)

Table-write operations store data from the data memory space into holding registers in program memory. Figure 2.15 shows the operation of a table write with program memory and data memory.



Figure 2.15 ■ Table write operation (redrawn with permission of microchip)

The on-chip program memory is either EPROM or flash memory. The erasure operation must be performed before an EPROM or flash memory location can be correctly programmed. The erasure and write operations for EPROM or flash memory take much longer time than the SRAM. This issue will be discussed in Chapter 14.

Mnemonic, operator	Description	16-bit instruction word	Status affected
TBLRD*	Table read	0000 0000 0000 1000	none
TBLRD*+	Table read with post-increment	0000 0000 0000 1001	none
TBLRD*-	Table read with post-decrement	0000 0000 0000 1010	none
TBLRD+*	Table read with pre-increment	0000 0000 0000 1011	none
TBLWT*	Table write	0000 0000 0000 1100	none
TBLWT*+	Table write with post-increment	0000 0000 0000 1101	none
TBLWT*-	Table write with post-decrement	0000 0000 0000 1110	none
TBLWT+*	Table write with pre-increment	0000 0000 0000 1111	none

Eight instructions are provided for reading from and writing into the table in the program memory. These instructions are shown in Table 2.11.

Table 2.11 ■ PIC18 MCU table read and write instructions

The table pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three special-function registers (table pointer upper byte, high byte, and low byte). These three registers together form a 22-bit-wide pointer. The low-order 21 bits allow the device to address up to 2 MB of program memory space. The 22nd bit allows read-only access to the device ID, the user ID, and the configuration bits. The table pointer is used by the TBLRD and TBLWT instructions. Depending on the versions of these two instructions (shown in Table 2.11), the table pointer may be postdecremented (decremented after it is used), preincremented (incremented before it is used), or postincremented (incremented after it is used).

Whenever a table-read instruction is executed, a byte will be transferred from program memory to the table latch (TABLAT). All PIC18 members have a certain number of holding registers to hold data to be written into the program memory. Holding registers must be filled up before the program-memory-write operation can be started. The write operation is complicated by the EPROM and flash memory technology. The table-write operation to on-chip program memory (EPROM and flash memory) will be discussed in Chapter 14.

Example 2.14

Write an instruction sequence to read a byte from program memory location at 0x60 into TABLAT.

Solution: The first step to read the byte in program memory is to set up the table pointer. The following instruction sequence will read the byte from the program memory:

 clrf
 TBLPTRU,A
 ; set TBLPTR to point to data memory at

 clrf
 TBLPTRH,A
 ; 0x60

 movlw
 0x60
 ; "

 movwf
 TBLPTRL,A
 ; "

 tblrd*
 ; read the byte into TABLAT

In assembly language programming, the programmer often uses a label to refer to an array. The MPASM assembler allows the user to use symbolic names to extract the values of the upper, the high, and the low bytes of a symbol:

- upper name refers to the upper part of name.
- high name refers to the middle part of **name**.
- low name refers to the low part of name.

Suppose that the symbol **arr_x** is the name of an array. Then the following instruction sequence places the address represented by **arr_x** in the table pointer:

movlw	upper arr_x	
movwf	TBLPTRU,A	; set up the upper part of the table pointer
movlw	high arr_x	
movwf	TBLPTRH,A	; set up the middle part of the table pointer
movlw	low arr_x	
movwf	TBLPTRL,A	; set up the lower part of the table pointer

2.11 Logic Instructions

The PIC18 MCU provides a group of instructions (shown in Table 2.12) that perform logical operations. These instructions allow the user to perform AND, OR, exclusive-OR, and complementing on 8-bit numbers.

Mnemonic, operator	Description	16-bit	instruc	ction w	ord	Status affected
ANDWF f,d,a	AND WREG with f	0001	01da	ffff	ffff	Z,N
COMF f,d,a,	Complement f	0001	11da	ffff	ffff	Z,N
IORWF f,d,a	Inclusive OR WREG with f	0001	00da	ffff	ffff	Z,N
NEGF f,a	Negate f	0110	110a	ffff	ffff	all
XORWF f,d,a	Exclusive OR WREG with f	0001	10da	ffff	ffff	Z,N
ANDLW k	AND literal with WREG	0000	1011	kkkk	kkkk	Z,N
IOLW k	Inclusive OR literal with WREG	0000	1001	kkkk	kkkk	Z,N
XORLW k	Exclusive OR literal with WREG	0000	1010	kkkk	kkkk	Z,N

Table 12.12 ■ PIC18 MCU logic instructions

Logical operations are useful for looking for array elements with certain properties (e.g., divisible by power of 2) and manipulating I/O pin values (e.g., set certain pins to high, clear a few pins, toggle a few signals, and so on).

Example 2.15

Write an instruction sequence to do the following:

- (a) Set bits 7, 6, and 0 of the PORTA register to high
- (b) Clear bits 4, 2, and 1 of the PORTB register to low
- (c) Toggle bits 7, 5, 3, and 1 of the PORTC register

Solution: These requirements can be achieved as follows:

(a)	movlw	B'11000001
	iorwf	PORTA, F, A
(b)	movlw	B'11101001

- andwf PORTB, F, A
- (c) movlw B'10101010' xorwf PORTC

Example 2.16

Write a program to find out the number of elements in an array of 8-bit elements that are a multiple of 8. The array is in the program memory.

Solution: A number is a multiple of 8 if its least significant three bits are 000. This can be tested by ANDing the array element with B'00000111'. If the result of this operation is zero, then the element is a multiple of 8. The algorithm is shown in the flowchart in Figure 2.16. This algorithm uses the **Repeat S until C** looping construct. The program is as follows:

	#include	<p18f8720.inc></p18f8720.inc>	
ilimit	equ	0x20	; loop index limit
count	set	0x00	
ii	set	0x01	; loop index
mask	equ	0x07	; used to masked upper five bits
	org	0x00	
	goto	start	
	org	0x08	; high-priority interrupt service routine
	retfie		
	org	0x18	; low-priority interrupt service routine
	retfie		
start	clrf	count,A	
	movlw	ilimit	
	movwf	ii	; initialize ii to ilimit
	movlw	upper array	
	movwf	TBLPTRU,A	
	movlw	high array	
	movwf	TBLPTRH,A	
	movlw	low array	
	movwf	TBLPTRL,A	
	movlw	mask	
i_loop	tblrd*+		; read an array element into TABLAT
	andwf	TABLAT,F,A	
	bnz	next	; branch if not a multiple of 8
	incf	count, F,A	; is a multiple of 8
next	decfsz	ii,F,A	; decrement loop count
	bra	i_loop	
	nop		
array	db	0x00,0x01,0x30	,0x03,0x04,0x05,0x06,0x07,0x08,0x09
	db	0x0A,0x0B,0x0C	,0x0D,0x0E,0x0F,0x10,0x11,0x12,0x13
	db	0x14,0x15,0x16	,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D
	db	0x1E,0x1F	
	end		



Figure 2.16 ■ Flowchart for Example 2.16

2.12 Using Program Loop to Create Time Delays

A time delay can be created by repeating an appropriate instruction sequence for certain number of times.

Example 2.17

Write a program loop to create a time delay of 0.5 ms. This program loop is to be run on a P18F8680 demo board clocked by a 40-MHz crystal oscillator.

Solution: Because each instruction cycle consists of four oscillator cycles, one instruction cycle lasts for 100 ns. The following instruction sequence will take $2 \mu s$ to execute:

equ (00xC	
nop		
dcfsnz	loop_cnt,F,A	; decrement and skip the next instruction
again		
	equ (nop nop nop nop nop nop nop nop nop nop	equ 0x00 nop nop nop nop nop nop nop nop nop nop

This instruction sequence can be shortened by using the following macro:

The *nop* instruction performs no operation. Each of these instructions except *bra again* takes one instruction cycle to execute. The *bra again* instruction takes two instruction cycles to complete. Therefore, the previous instruction sequence takes 20 instruction cycles (or 2 μ s) to execute.

To create a delay of 0.5 ms, the previous instruction sequence must be executed 250 times. This can be achieved by placing 250 in the **loop_cnt** register. The following program loop will create a time delay of 0.5 ms:

	movlw	D'250'	
	movwf	loop_cnt, A	
again	dup_nop	D'17'	; 17 instruction cycle
	decfsz	loop_cnt,F,A	; 1 instruction cycle (2 when [loop_cnt] = 0)
	bra	again	;2 instruction cycle

This program tests the looping condition after 17 *nop* instructions have been executed, and hence it implements the **repeat S until C** loop construct. Longer delays can be created by adding another layer of loop.

Example 2.18

Write a program loop to create a time delay of 100 ms. This program loop is to be run on a PIC18 demo board clocked by a 40-MHz crystal oscillator.

Solution: A 100-ms time delay can be created by repeating the program loop in Example 2.17 for 200 times. The program loop is as follows:

lp_cnt1	equ	0x21	
lp_cnt2	equ	0x22	
	movlw	D'200'	
	movwf	lp_cnt1,A	
loop1	movlw	D'250'	
	movwf	lp_cnt2,A	
loop2	dup_nop	D'17'	; 17 instruction cycles
	decfsz	lp_cnt2,F,A	; 1 instruction cycle (2 when [lp_cnt1] = 0)
	bra	loop2	; 2 instruction cycles
	decfsz	lp_cnt1,F,A	
	bra	loop1	

2.13 Rotate Instructions

The PIC18 MCU provides four rotate instructions. These four instructions are listed in Table 2.13.

Mnemonic, operator	Description	16-bit instruction word	Status affected
RLCF f, d, a RLNCF f, d, a RRCF f, d, a	Rotate left f through carry Rotate left f (no carry) Rotate right f through carry Potate right f (no carry)	0011 01da ffff ffff 0100 11da ffff ffff 0011 00da ffff ffff 0100 00da ffff ffff	C, Z,N Z,N C, Z,N

Table 2.13 ■ PIC18 MCU rotate instructions

Rotate instructions can be used to manipulate bit fields and multiply or divide a number by a power of 2.

The operation performed by the **rlcf f,d,a** instruction is illustrated in Figure 2.17. The result of this instruction may be placed in the WREG register (d = 0) or the specified f register (d = 1).



Figure 2.17 ■ Operation performed by the rlcf f,d,a instruction

The operation performed by the **rlncf f**,**d**,**a** instruction is illustrated in Figure 2.18. The result of this instruction may be placed in the WREG register (d = 0) or the specified **f** register (d = 1).



Figure 2.18 ■ Operation performed by the rincf f,d,a instruction

The operation performed by the **rrcf f,d,a** instruction is illustrated in Figure 2.19. The result of this instruction may be placed in the WREG register (d = 0) or the specified f register (d = 1).



Figure 2.19 Operation performed by the rrcf f,d,a instruction

The operation performed by the **rrncf f,d,a** instruction is illustrated in Figure 2.20. The result of this instruction may be placed in the WREG register (d = 0) or the specified **f** register (d = 1).



Figure 2.20 Operation performed by the rrncf f,d,a instruction

Example 2.19

Compute the new values of the data register 0x10 and the C flag after the execution of the **rlcf 0x10,F,A** instruction. Assume that the original value in data memory at 0x10 is 0xA9 and that the C flag is 0.

Solution: The operation of this instruction is shown in Figure 2.21.



Figure 2.21 ■ Operation of the RCLF 0X10, F, A instruction

Example 2.20

Compute the new values of the data register 0x10 and the C flag after the execution of the rrcf 0x10, F, A instruction. Assume that the original value in data memory at 0x10 is 0xC7 and that the C flag is 1.

The result is

Solution: The operation of this instruction is shown in Figure 2.22.



Original value	New value
[0x10] = 1100 0111 C = 1	[0x10] = 1110 0011 C = 1

Figure 2.22
Operation of the rrcf 0x10,F,A instruction

Example 2.21

Compute the new values of the data memory location 0x10 after the execution of the **rrncf** 0x10,F,A instruction and the **rlncf** 0x10,F,A instruction, respectively. Assume that the data memory location 0x10 originally contains the value of 0x6E.

Solution: The operation performed by the **rrncf 0x10,F,A** instruction and its result are shown in Figure 2.23.



Figure 2.23 Operation performed by the rrncf 0x10,F,A instruction

The operation performed by the **rlncf 0x10,F,A** instruction and its result are shown in Figure 2.24.

2.14 ■ Using Rotate Instructions to Perform Multiplications and Divisions





2.14 Using Rotate Instructions to Perform Multiplications and Divisions

The operation of multiplying by the power of 2 can be implemented by shifting the operand to the left an appropriate number of positions, whereas dividing by the power of 2 can be implemented by shifting the operand to the right a certain number of positions.

Since the PIC18 MCU does not provide any shifting instructions, the shift operation must be implemented by using one of the rotate-through-carry instructions. The carry flag must be cleared before the rotate instruction is executed. As shown in Table 2.14, the PIC18 provides three instructions for manipulating an individual bit of a register. The **b** field specifies the bit position to be operated on.

Mnemonic, operator	Description	16-bit instruction word	Status affected
BCF f, b, a	Bit clear f	1001 bbba ffff ffff	none
BSF, f, b, a BTG f, b, a	Bit set f Bit toggle f	0111 bbba ffff ffff	none

Table 2.14 ■ PIC18 bit manipulation instructions

Example 2.22

Write an instruction sequence to multiply the three-byte number located at 0x00 to 0x02 by 8.

Solution: Multiplying by 8 can be implemented by shifting to the left three places. The leftshifting operation should be performed from the least significant byte toward the most significant byte. The following instruction sequence will achieve the goal:

> 0x03 ; set loop count to 3 movlw ; clear the C flag loop bcf STATUS, C, A 0x00, F, A ; shift left one place rlcf rlcf 0x01, F, A ;" 0x02. F. A rlcf WREG, W, A ; have we shifted left three places yet? decfsz ; not yet, continue goto loop

Example 2.23

Write an instruction sequence to divide the three-byte number stored at 0x10 to 0x12 by 16.

Solution: Dividing by 16 can be implemented by shifting the number to the right four positions. The right-shifting operation should be performed from the most significant byte toward the least significant byte. The following instruction sequence will achieve the goal:

	movlw	0x04	; set loop count to 4
loop	bcf	STATUS, C, A	; shift the number to the right 1 place
	rrcf	0x12, F, A	, " ,
	rrcf	0x11, F, A	, " ,
	rrcf	0x10, F, A	, "
	decfsz	WREG, W, A	; have we shifted right four places yet?
	bra	loop	; not yet, continue
		·	

2.15 Summary

An assembly program consists of three types of statements: assembler directives, assembly language instructions, and comments. An assembler directive tells the assembler how to process subsequent assembly language instructions. Directives also provide a way for defining program constants and reserving space for dynamic variables. A statement of an assembly program consists of four fields: label, operation code, operands, and comment.

Although the PIC18 MCU can perform only 8-bit arithmetic operations, numbers that are longer than eight bits can still be added, subtracted, or multiplied by performing multiprecision arithmetic. Examples are used to demonstrate multiprecision addition, subtraction, and multiplication operations.

The multiprecision addition can be implemented with the **addwfc f,d,a** instruction, and multiprecision subtraction can be implemented with the **subwfb f,d,a** instruction. To perform multiprecision multiplication, both the multiplier and the multiplicand must be broken down into 8-bit chunks. The next step is to generate partial products and align them properly before adding them together.

The PIC18 MCU does not provide any divide instruction, and hence a divide operation must be synthesized.

Performing repetitive operation is the strength of a computer. For a computer to perform repetitive operations, one must write program loops to tell the computer what instruction sequence to repeat. A program loop may be executed a finite or an infinite number of times. There are four looping constructs:

- Do statement S forever
- For $\mathbf{i} = i_1$ to i_2 Do S or For $\mathbf{i} = i_2$ downto i_1 Do S
- While C Do S
- Repeat S until C

The PIC18 MCU provides many flow-control and conditional branch instructions for implementing program loops. Instructions for initializing and updating loop indices and variables are also available.

Rotate instructions are useful for bit-field manipulations. They can also be used to implement multiplying and dividing a variable by a power of 2. All rotate instructions operate on 8-bit registers only. One can write a sequence of instructions to rotate or shift a number longer than 8 bits.

A PIC18 instruction takes either one or two instruction cycles to complete. By choosing an appropriate instruction sequence and repeating it for a certain number of times, a time delay can be created.

2.16 Exercises

E2.1 Identify the four fields of the following instructions:

(a)	addwf	0x10,W,A	;add register 0x10 to WREG
(b) wait	btfss	STATUS,F,A	; skip the next instruction if the C flag is 1
(C)	decfsz	cnt, F, A	; decrement cnt and skip if it is decremented to 0

E2.2 Find the valid and invalid labels in the following instructions and explain why an invalid label is invalid.

column 1 ↓				
a. sum_hi	equ	0x20		
b.	low_t	incf	WREG, W,A	; increment WREG by 1
С.	abc:	movwf	0x30, A	
d. 5plus3	clrf	0x33, A		
cmay	decf	0x35, F, A		
f. ?less	iorwf	0x1A, F, A		
g. two_three	goto	less		

E2.3 Use an assembler directive to define a string "Please make a choice (1/2):" in program memory.

E2.4 Use assembler directives to define a table of all uppercase letters. Place this table in program memory starting from location 0x2000. Assign one byte to one letter.

E2.5 Use assembler directives to assign the symbols *sum*, *lp_cnt*, *height*, and *weight* to data memory locations at 0x00, 0x01, 0x02, 0x03, respectively.

E2.6 Write an instruction sequence to decrement the contents of data memory locations 0x10, 0x11, and 0x12 by 5, 3, and 1, respectively.

E2.7 Write an instruction sequence to add the 3-byte numbers stored in memory locations 0x11–0x13 and 0x14–0x16 and save the sum in memory locations 0x20–0x22.

E2.8 Write an instruction sequence to subtract the 4-byte number stored in memory locations 0x10-0x13 from the 4-byte number stored in memory locations 0x00-0x03 and store the difference in memory locations 0x20-0x23.

E2.9 Write an instruction sequence to shift the 4-byte number stored in memory locations 0x20–0x23 to the right arithmetically four places and leave the result in the same location.

E2.10 Write a program to shift the 64-bit number stored in data memory locations 0x10-0x17 to the left four places.

E2.11 Write an instruction sequence to multiply the 24-bit unsigned numbers stored in data memory locations 0x10–0x12 and 0x13–0x15 and store the product in data memory locations 0x20–0x25.

E2.12 Write an instruction sequence to multiply the unsigned 32-bit numbers stored in data memory locations 0x00–0x03 and 0x04–0x07 and leave the product in data memory memory locations 0x10–0x17.

E2.13 Write a program to compute the average of an array of 32 unsigned 8-bit integers stored in the program memory. Leave the array average in WREG. (Hint, the array contains 32 8-bit numbers. Therefore, the array average can be computed by using shift operation instead of division.) **E2.14** Write an instruction sequence that can extract the bit 6 to bit 2 of the WREG register and store the resultant value in the lowest five bits of the data register 0x10.

E2.15 Write an instruction sequence to create a time delay of 1 second.

E2.16 Write an assembly program to count the number of odd elements in an array of **n** 16-bit integers. The array is stored in program memory starting from the label **arr_x**.

E2.17 Write a PIC18 assembly program to count the number of elements in an array that are greater than 20. The array consists of **n** 8-bit numbers and is stored in program memory starting from the label arr_y .

E2.18 Write an assembly program to find the smallest element of an array of **n** 8-bit elements. The array is stored in program memory starting with the label **arr_z**.

E2.19 The sign of a signed number is the most significant bit of that number. A signed number is negative when its most significant bit is 1. Otherwise, it is positive. Write a program to count the number of elements that are positive in an array of **n** 8-bit integers. The array is stored in bank 1 of data memory starting from 0x00.

E2.20 Determine the number of times the following loop will be executed:

	#include	<pre><p18f8720.inc></p18f8720.inc></pre>	
	movlw	0x80	
loop	bcf	STATUS, C, A	; clear the carry flag
	rrcf	WREG, W, A	
	addwf	WREG, W, A	; add WREG to itself
	btfsc	WREG, 7, A	; test bit 7
	goto	loop	

E2.21 What will be the value of the carry flag after the execution of each of the following instructions? Assume that the WREG register contains 0x79 and that the carry flag is 0 before the execution of each instruction.

- (a) addlw 0x30
- (b) addlw 0xA4
- (c) sublw 0x95
- (d) sublw 0x40

E2.22 Write a program to compute the average of the squares of 32 8-bit numbers stored in the access bank from data memory location 0x00 to 0x1F. Save the average in the data memory locations 0x21–0x22.

E2.23 Suppose the contents of the WREG register and the C flag are 0x95 and 1, respectively. What will be the contents of the WREG register and the C flag after the execution of each of the following instructions?

- (a) rrcf WREG, W, A
- (b) rrncf WREG, W, A
- (c) rlcf WREG, W, A
- (d) rIncf WREG, W, A

E2.24 Write a program to swap the first element of the array with the last element of the array, the second element with the second-to-last element, and so on. Assume that the array has 20 8-bit elements and is stored in data memory. The starting address of this array is 0x10 in the access bank.